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Preface 
This thesis investigates control methods guaranteeing QOS 01 the ATM network. The ATM netwo1'k 
accollllllodates many kinds of services. These services are categorized into two groups , isochronous 
and error-fl悦 Fo1' isochronous services, the QOS guar印刷 is illlportant. We investigatc fonnCl 
studied methods and propose a new scheme which satis五es al requirements of isocll1・onous sc1'vices. 
On the other hand, the decrease of the block( a unit of e1'1'or cont1'ol) 108s probability is signi五cant fo1' 
en・o1'-free se1'vices. The FEC-SSCS technique is efficient to respond this demand. so we evaluate the 
message level performance of FEC-SSCS combined with Go-Back-N on the ATM network. Thi8 thesis 
consists of the following 5 chapters. 
Chapter 1 p1'ovides a review of 七he ATM technology and its problems. The necessities of t.he control 
sat.isfying QOS fo1' each cOllnection and the significance of t.his research are clarified 
Chaptc1' 2 p1'oposes a new controlmethod which guarantees QOS for isochronous se1'vices. e.g. voicc 
01' vidco. These services are ve1'y sensitive to a transmission delayう and it is difficu1t to introduce a 
1'etransmission lllechanis1l1 because of its long delay. STM satisfies these requirements by allocat.ing 
time slots fo1' each connection. This allocation excludes an interference among connections in the 
netwo1'k. On the 0もher hand , because ATM isbased on asynchronous multip1exing, the variation of a 
trans1l1ission de1ay and the 10ss of infonnation occur in the ATM network. 
It is e白cient to allocate cel transmitted positions for each connection on the ATM network. This 
means a virtual STM transmission. We propose a new method based on 七his concept and cal it 
Qu札si-STM(Q-STM). This method achieves a cell10ss free and de1ay jitter free t1'ansmission on the 
ATM network. Moreover 、 the Q-STM method suppresses the increase in a time switching de1ay by 
int1'oducing a new concept , subfmme. The statistica1 mu1tip1e幻ng gain is a1so obtained even in the 
Q-STM allocated slots , since a norma1 ATM service class is accommodated in addi七ion to the Q-STM 
service class. The frame structure, the concept of the ATM service class , the switch architecture , and 
the cal setup procedure are described respective1y. 
Chapter 3 investigates the perfonnance of the Q-STM lllethod, treating the design issues and t.he 
eva1uation of avai1abilit子Itis necessary to determine the a1gorit1u11s of the cal setup and the nUlllber of 
suLf1'a1l1es. For the sake of obtaining the general indices for these design problems , (i)the avai1ability 
of call setup a1goriも1u11s considered in chapter 2 are evaluated and (ii)the influence of the llumbe1' 
of subframes a1'e illvestigated. Through these evaluatiolし the efficient algorithms and number of 
subf1'ames a1'e clari五ed.
1n order to clarify the availability of 七he Q-STM method , (iii)the QOS of the ATM service class alld 
(iv)t.he cal setup time caused by introducillg the Q-STM method are evaluated. Although the QOS 
of the Q-STM service class is guaranteed, that of the ATM service class seems to be degraded because 
this clas8 has a lower priority than the Q-STM class. Besides, the treated bandwidth spreads widely 
il the B-1SDN envﾎronmellt. This brings the allocation of a large number of slots fo1' one broadband 
Q-STM cal. These demerits of the Q-STM method are evaluated quantitatively. For the first three 
eva1uations , computer simulations are used. 
Chapter 4 presents the performance analysis of the QOS control method for error-free services, 
e.g. data comnmnﾎcation or high density picture. For error-free services, it is important 七o decrease 
1 11 
the b10ck 10S8 probabi1ity in the ATM network. The FEC-SSCS technique is efficient to satisfy this 
reqnirement. 11 this chapter, we analyze the message 1evel perfonnance of FEC-SSCS. The message 
level perfonnance is significant , since it is what users actually feel. In order to evaluate the message 
level performance on the ATM network , three layers(α messαge ， α block. αnd α cell) lllUSt be considered. 
However, tle analysis considering these three 1ayers has not been done yet. We 1・e-evaluate the 
performance of the combination of FEC-SSCS and Go-Back-N when the three layers are considercd. 
Chapter 5 sunullarizes the overall conclusions reached in this thesis. 
The wo1'k summarized in this thesis is conducted by the author during his Ph.D. course at the 
Department of Comnmnication Engineering, Graduate School of Engineering, Osaka University. 
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Chapter 1 
Introd uction 
The establishment of a digital switching techllology realizes an Integrated Services Digital N etｭ
work(ISDN). Differel1t kinds of services ぅ e.g. voice , video ぅ or computer communication ぅ a1'e accommo・
dated in ISDN il the forms of a digital sigllal. This lletwork can provide a unified interface to each 
tenninal [1] 
Recently、 data communication between several kinds of computers has been increasing because of 
the appea1'ance of distributed computing. A demalld fo1' se1'vices l'・ equi1'illg broad balldwidth, e.g. a 
long distance simulation using a supe1' compute1' 01' a high density picture fo1' medical treatmellt is 
g1'owing more and 110re [2]. Now, a Broadband-ISDN(B-ISDN) is expected to be tはhe nextじ-gene白rは'a叫仙ti凶O且
network sa抗州ti同sfち今削y戸f凡Ì1時 these high deman吋dむs [問3司]. B-I路SDN iおs to accωommoda抗te many kir凶s of b 印adban 
se凱rvices ， whose rate exceeds 10Mbps , in additioll to o1'dina1'Y se1'vices う e.g. voice comlllunication. 
These services call be grouped into two categories, an isochronous service and an error-free se1'vice. 
Examples of an isochronous service are voice and video. These services are very sensitive to a delay 
variance quality. On 七heother handう example of an error-free service is data communication. Although 
an e1'1'o1'-f1'ee service does not requi1'e a 七iming synchrolliza七ion ， it demands er1'01' free transmission. 
B-ISDN 1'equires the followillg two abilities. The 五rsも is a high speed switching capability(the 
th1'oughput of a switchi時; node il B-ISDN will be in Gbps 1'ange [3]). The second is the fiexible 
accomlllodation of various kinds of services, including bu1'sty services whose rate changes widely with 
time. A Synch1'onous Transfe1' Mode(STM) , which has provided isochronous services ぅ satisfies the 五rst
requi1'ement. On the other hand, a storing and forwarding type network which has accommodated 
e1'1'o1'-f1'e services ぅ e.g. a packet switching 01' a frame relay network, meets the secolld one. Howeve1'う
none of these o1'dinary netwo1'ks can satisfy both demands simultalleously. 
A new techωlogy called Asynchronous Transfer Mode(ATM) has beell reCOnllllellded as the transｭ
mission and switchillg system of B-ISDN in International Telec0l11llUnication Union Teleconmluniｭ
cation Standa1'dization Sector(ITU-TS) [4]. ATM has two main concepts [3]: (l)synchronous time 
switching using a time slot of fixed length and (2)asynchronous 七ransmission based on a label mulｭ
tiplexillg. U sing a t1'ansmission unit of the fixed 53bytes length, called "cell" , ellables it to switch 
info1'matioll bits quickly as in STM. ATM is superior to packet based networks froll the viewpoint 
of this high speed capability. 1n a packet based lletwork USillg a variable length transmission unit , 
a switching delay can not be decreased enough もo satisfy the B-ISDN requiremenもs because of its 
softwa1'e based p1'ocessing. 
l 
2 Chapter 1. I11t1・oductioll
Senders on the ATM network can insert cels into any slots , and each cel is distinguished by the 
5bytes label attached fo1' 48bytes ATM payload. The 1abel lllultiplexing enables it to accolllmoda.te 
se1'viccs flexibly whose rate changes widely. On the 0七he1' h a.nd，七he1'e is no la.bel cOllcept in the STM 
llctwork. Because each cOllllection isdistinguished by its position within a tille f1'ame , infonnation bits 
are scnt within the p1'eassigned positions. ATM issuperior to STM from the viewpoint of this 丑exible
capability. ATM is considered to be the most att1'a.ctive transmission method which inco1'pora.tes 
me1'its f1'o11 both STM and packe七 based lletworks. 
The fUllctiollS of the ATM netwo1'k are p1'ovided by three 1ayers , a physica.l layer , an ATM layer , 
alld a.n ATM Adaptatioll Layer(AAL) [3]. The p1'otocols for packagi時 data into cels a.re collectively 
rcferred to as AAL. The purpose of this layer is to e伍cielltlyfragmellt various kinds of higher layer data, 
such as 11t.e1'let Protocol(1P) packets , voice samples う and video frallles , into cells and to reconstruct 
cels into a higher layer f1'a11e. AAL consists of two subla.yers , a Segmentation And Reassembly(SAR) 
sublayer a.ld a Convergence Sublaye1'(CS). The SAR sublayer is responsible for breaking data in七o
cels a.nd reasselllbling cels into upper layer data units. CS is responsible for managing the flow of 
da.ta to alld f1'om the SAR sublayer. 
Fou1' types of AALs a1'e conside印d [5 , 7, 8]. AAL 1 and 2 isfor an isochronous , co山nuous bit-rate 
translllﾎssion. e.g. voice and rnovie. On 七he other handう AAL 3/4 and AAL 5 are [01' an error-free 
bu1'sty trallslllission, such as da.ta comlllunica七ion. The description of AAL 3/4 and AAL 5 isShOWll 
il sCCtiOll 4.2. 
1n t.he ATM network , three methods 紅e considered fo1' service accommodation: a. Consta.lt Bit 
Ra.te(CBR) , a Va.1'iable Bit Rate(VBR) , and an Available Bit Rate(ABR) [5]. CBR issupported by 
AAL 1 、 and cels generatcd by onc sender 七erminal are accommodated in the network at a. constant 
1'at.c VBR is snppo1'ted by AAL 2, a.nd cels generated by the sende1' terminal are 七ransllli t. ted at 
孔 variablc rate. However、 a time frame concept exists il VBR, and the time f1'alle synchronization 
is necessary fol' both sende1' and receiver tenninals. Hence，七hese two classes are considered fo1' 
isochronous services. On the other hand , ABR supports error-free services. Calls of this cla.s are not 
alloca.tcd bandwidth, and thei1' tra.nslllﾎssion rates are changed dynalllically a.ccording to the network 
loa.d. 
Nex七、 wedescribe how to accommodate an isochronous service and an error-free service respectively, 
a.s well as SOlle p1'o blems ca.used in ATM for ea.ch service c a.七egory.
Isochronous services, including voice and video , are ahnost 七rea.ted as CBR [12]. The rate of video 
som・ces is variable because of an encoding which reduces requi1'ed bandwidth. However, it is possible 
to t1'cat a video sou1'ce as CBR by meallS of providing a buffer at the sender terminal. If a video 
source is treated as CBR, a1 estilllation of required bandwidth and a Usage Parameter COlltrol(UPC) 
become simpler. However , a.ccommodating video sources as VBR ha.s some attractive merits. Th1'ough 
a st,<ttis t.ic<tl multiplexillg, t.he network can carry mo1'e VBR video calls 七ha11 CBR ones. Alternatively, 
users ca.n obtai11 better quali七y with VBR than CBR video if both sources a.re accollunodated with 
the salle ba.ndwidth [13]. 1n this case, video sources will use AAL 2(a complex UPC is necessary for 
this protocoL so the standardization is under way). 
3 
N ext , we conside1' some p1'oblems in the ATM network fo1' isochronous se1'vices. Ea.ch CBR(VBR) 
service should be a.lloca.ted required ba.ndwidth in order to gua.ra.ntee QOS. The rea.so1 is a.s follows. 
The sensitiveness to a. de1a.y quali七y makes it difficult to introduce a rct1'a.nsmission mechanism. Withｭ
out a. ba.ndwidth reservation , CBR(VBR) services are faced with a serious QOS degr九datioll whell 
congestion happens in the ne七wo1'k.
Besides, it must be noted that 七he bandwidth a.llocation in the ATM network does not mean thc 
assurance of QOS direct1y as the case of 七he STM network. The 1'cason fo1' this is as follows. We 
11lust pay attention to the p1'opa.gation of the congestion caused among ABR scrvices to Cﾟ R(VBR) 
services , because the CBR(VBR) t1'afic sha1'es the same 1'esources in the network with the ABR t1'afic. 
1n addi tiOl to this factor ，七he “ lα bel mult-iplexing円 ofcels causes a va1'iance in a cel transmissioll delay 
fo1' CBR(VBR). Therefore 句 somecontrols which guar但ltee the QOS of CBR(VBR) llUSt be int1'oduced 
on the ATM network. 
Senders of error-free services, such as data communication, tend to send cels with a high rate during 
a. sho1't period and remain idle for a. long tille. If bandwidth is allocated to these services , a peak 
rate will be assiglled and the network efficiency will be degraded. A Fast Reservation Protocol(FRP) 
allocati時 bandwidth for each burst was proposed [14 , 15]. The consumption of ba吋width is lillited 
to the period when illfonnation is actually sent. However ぅ the fai1ure of a bandwidth reservation 
increases the data forwarding delay in FRP. 
Now， 七he definition of ABR is il progress at the ATM Forulll [16 ぅ 17]. The ra七e is controllcd based 
on t,he load illfonnation generated by ATM llodes. Therefore, a congestion can occur because of the 
cOlltrol delay between congested nodes and tenninals. However, ABR ca.n satisfy a required Quality 
Of Service(QOS) , i.e. a cel 10ss 1'a.te , a cel forwarding de1ay, and a de1ay jit七er ， since error-f1'ee 
services a1'e not sensitive to a delay quality(retrallsmission is possible). ABR isatt1'active because of 
the flexible accollllllodation of error-f1'ee services. 
N ext , we consider S0111e problems in 七he ATM network for error-free services. The perfect prevention 
of bit errors and infonnationloss caused by a congestioll is illlpossible in the ATM network. However , 
the forwarding of the whole information bits without ally erro1' is necessary fo1' e1'o1'-f1'e services , e.g. 
data cOlll111unication , so an error cont1'ol is indispensable for these se1'vices. The e1'or cont1'ol will be 
int1'odl1ced in AAL or a transport 1ayer in the ATM network. The unit of this error control is described 
a.s a.“ bloc~' ﾌl this thesﾌs. Both sender and receiver terminals must perform per-block processing for 
ea.ch block du1'ing the block period. S0111e examples of this per-block processillg a.re a header and 
trailer gene1'ation , an error cO l1trol , and a tille1' control. 1l gelle1'a1 , it is bette1' to use a few la.1'ge 
blocks ins七ead of lllany slllaU blocks to carry a given amount of dataぅ because the protocol processing 
七U仙凶11山lη問1
t.o be longe引l' as the i口n凶te白rface rate illcreases: the size of a. τ百ì'ans白miss引iOll COllt1'ol Pro七ocol日(TCP) block 
i店s 512b.μes ， 1500bytes fo1' etherllet netwo1'ks , 4352bytes for a Fiber Distributed Data 1nterface(FDD1) 
networks , alld 9180bytes is the default for 1P over ATM [19 , 20例] 
The small size of a cel ﾎs desirable for isochronous servﾌces becal1se of t山he following two reasons 
[伊5]. Fir凶凶.'s叫t ， the 10時e1' cel causes a lOllge町r wa出iting tirne a叫七 swi比七“ωche白s. Se舵C∞O印1吋) i比t takes ll101'e time to 
ge七 ellough data to fil one ATM cel payload froll a low rate voice source if 七he cel size becollles 
4 Chapter 1. Introduction 
10nger1. Because もhe balldwidth of the ATM network will continue to g1'ow , the first p1'oblem can be 
llegligib1e , however 七he secolld prob1em will continue to remain. Therefore, the size of 53bytes has 
been 1'ecolllmended from ITU-TS. However , this size is too s11a1 compa1'ed to the b10ck 1ength. 
As a 1'esu1t. each block is fragmellted in七o 111any cells(in the case of the 9180bytes block size , one 
block consists of 192 cells uSillg AAL 5). I七 has been known that the f1'agment<t.ion of a block into 
Sll1<tl pieces can cause disastrously low performance if a11y of the pieces are 10st in transi七 [18] . The 
10ss of <tuy cels constitutillg one block c<tuses the retransmission of whole part of the block and a 
t.h1'oughpnt. deg1'adation. 羽When on1y 七U仙he 10st cels are retr乱羽a加加ns白mi比tt旬ed ， t仙hi泊s degr、ada抗tiぬon can be re1ieved. 
However, cell-based 川m
bec∞:沼omes a high overhead of 15%. The supe1'iority of a f1'ame-based retransmission to 3. cel--based 011e 
h3.s been a1so clarified nUl1lerically [23]. As a result , the throughput degradation of the ATM network 
caused by t.he fragmentation of a d3.ta b10ck will be a se1'ious problem [18 う 24]
The inte1'f3.ce r3.七e ill 七11e ATM network will be much faster thall ordilla1'y data lletworks: itwi11 be 
faste1' thall 150Mbps in the ATM network and , on the other hand , it is 1ess than 64kbps il packet 
exc11allge netwo1'ks and , 1ess than 1.5Mbps il f1'ame re1ay lletworks. Moreover , it will continue to grow 
il the ATM network. A message(a u1it of inform<ttion expected to be transmitted, e.g. one data 日e)
forwarding de1ay cOllsists of two portions, a message 七ransmission delay 3.nd a prop3.g<ttion de1ay. The 
imp1'ovement of the interface 1'ate decreases on1y the transmission delay. The prop<tgation delay will be 
la1'ge compared with the transmission one, then become a dominant factor of the forwarding de1ay in 
gigabit networks 01' ATM networks [25 , 26]. 0凹e re七rallsmission occurs , one round t1'ip propagation 
delay is <tdded to the ll1essage forwarding de1ay. Hence , the delay caused by retransmissioll may be a 
domiu<tnt factor of the forwarding delay of a large v01ume message , so it is import<tut to reduce the 
llumber of retransl1ission in the ATM netwo1'k. 
The contr01method dimillishillg the b10ck 10ss probability is indispensab1e for ABR se1'vices. This 
is derived f1'oll the two reasons mentioned above: the throughput deg1'adation caused by a block 
fragmelltatioll alld the relative inc1'ement of a propaga七ion delay caused by a growth in the bandwidth. 
S0111e cOlltrol methods l1ust be introduced to guarantee the QOS of isochronous services and improve 
t.he QOS of error-free services. The main purpose of this thesis is to investigate contr01 met.hods which 
aim to satisfy above requirements. 
In chapter 2 司 cOlltr01 methods guaran七eeing some of QOS for isoch1'onous services <tre discussed. 
Amollg the p1'oposed l1ethods so far , three representative c0l1tr01 methods a1'e considered in this 
thesis: a delay jitter compellsation metbod introduced in AAL 1 [27 , 2お8 ， 29 ， 3初0 ヲ 31]， 3. bl加u宜e1' p戸nωOω卯rit旬ヨ子y r
C∞on山01 [2凶鉛6 ， 3幻2 、 34 , 3お5 ， 3鉛6 、 37可] . a紅1工吋:
pu工poses a制l1dlimits of these schemes. 
The STM network has satisfied the QOS of isochronous services in addition to realizing a high 
speed transmission by means of hardware based switching. The allocation of time s10t:s fo1' each 
COl1nection enables it to achieve higb performance because 七his reservation excludes the inte1'ference 
<tl10ng connections. Howeve1', error-free services are not suited for a STM type netwo1'k. Therefore 、
1 There is a concept. of a partial1y 臼led cel1 [21] in which each cel is trans皿i t.t. ed when a part. of ATM payload(e.g. 
8bytes) is 五lled. II this case, the delay caused by makillg up olle cel is small even when the cell size is large. However, 
partially filed cells waste bandwidth and costly. 
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a l1ulllbe1' of literatu1'es have a1'gued for a techn010gy which cOlllbilles a packet-based transmissioll 
wit.b a Time Division Multiplexing(TDM) system(sucb as STM) [43 、 44. 45 , 46]. He凡 it isefficient 
to conside1' allocating‘ ce11 transmi t七ed positions for each call on the ATM network. This means a 
virtllal STM もransmission on ATM. We propose a new l1cthod based on this concept and call it 
Qu<t8i-STM(Q-STM) [47 , 48 , 49] 
This lllethod re<tlizes a cel 108S free and delay jitter frcc transmission 01 the ATM network. 1n 
order to allocate a cel transmitted position fo1' each ca1. frame and slot concepts are il1t1'oduccd on 
a time axis. The frallle is a period of bandwidth allocation, and the s10t is a unit of it. Because 
this method is based on the ATM network , the time slot corresponds to the ATM cell slot. This slot 
1ength is too 10ng cOlllpared with the STM network , so the frame length becomes large(if 64kbps voice 
sou1'ce is acco l1ullodated, the frame size is 6ms). Thus , the time switching delay becomes large. 80 
we new1y illtroduce a llew concept , subframe, which is composed by splitting one frame illt,O mu1tiple 
equivalent time interva18. The subframe concept can decrease the tille swi七ching delay. As a result 、
はüs method constructs three layers on a t匇e axis, the fnαme， the subframe , and the slot. By the 
way, the s七atistica1 lllu1七iple幻nggain is a1so obtained even in the allocated slots, since a n01・mal ATM 
service class is accommodated in addition to the Q-STM service class. A frmne structure , a concept 
of ATM service class ぅ a swi tch archi七ecture ， and a call setup procedure a1'e described respective1y. 
1n chapter 3, we investig前eperfonnance of the Q-STM method, t1'ea剖七ing de白si氾gnissues and eva叫lua川七ing
tはh児e <tv<ti孔lability [伊50 ， 51] . Becal附七he Q-δSTM me抗七hod 1'印ega紅rds t吐hesubf企ra制meas a period 0ぱf 七time swi比t旬ωchi山in
and uses Ti山l口11e swi比tch-Space swi七ch-Time switch(TST) structure to exch<tnge Q-STM cells 、 the c<tl 
setup pl・ocedure of the Q-STM method consists of three processes: the calcu1ation of the number 
of s10ts allocated within e<tch subf1'ame , the slots alloca七ion on each lillk, and t.he reservation of 
illtra-switch routes. Except fo1' the third process , algo1'ithms of each p1'ocess affect some prope1'ties 
of Q-STM and ATM cels. Through the perfonnance evaluation of these call setup algoritluns , the 
efficient algorithms fo1' each process are clarified. 
The subframe 1ength can not be obtained easily, because this size affects th1'ee qualities: the Q-STM 
cel elld-to-end de1ayぅ the Q-STM call b10cking probabili七y， and the QOS of the ATM se1'vice class. 
We evaluate the influence of the numbe1' of subframes fo1' these three qualities , then 1'ough1y obtain 
the 1ll0St e伍cient va1ue. 
1l order to clarify the ava?ability of the Q-STM method, we evaluate もhe QOS of the ATM service 
class and the call set.up time c3.used by introducing the Q-STM me七hod. Though the QOS of the 
Q-STM service cl3.sS is gua1'anteed, the QOS of the ATM service class seems to be degraded. This i8 
because that the ATM class corresponds to a low priority class compared with the Q-STM class. To 
ullderstand the deg1'ee of the degradation nume1'ically, the mean int1'a-switch cell de1ay of the ATM 
service class is compa1'ed to a buffer prio1'ity cont1'ol and a nor111a1 ATM. 
Because treated bal1dwidth spreads widely in 七he B-1SDN environment, the frame length must be 
10ng in o1'de1' to accol1lll10date a narrowbmld service. Therefo1'e , a 1arge number of s10ts must be 
allocated fo1' a broadbmld se1'vice. This 1eads the <tpprehension of 但1 unpa1'donab1e growth of the 
Q-STM c<tl se七up time. We construct the algorithms al1d SUl11 up もhe a1 required steps , then clarify 
the additional call setup time. 
1n ch<tpte1' 4 , we conside1' some methods dec1'easing the b10ck 10ss prob<tbility of error-free services. 
6 Cl1apter 1. 11Ijrodtlctioll 
The1'e a1'e three factors that cause a block los: a random bit error , a burst bit erro1' , and congestion 
[52J. Althollgh er1'01'S il fiber trallsmission a1'e ext1'emely ra1'e , it is knowll to take the 10時 burst lllode 
if they do occur [5]. AAL introduces a Cyclic Redwldancy Check(CRC) to detect or correct a few 
bit erro1'S. Howeve1', CRC can 1l0t correct a burst bit erro1'. Therefore , a burst bit erro1' as well as a 
congestion resu1t in a ce1l 10ss, so the techniques which consider cel loss are important in decreasing 
the block loss rate. 
Two ki吋sof methods have been proposed: 01e is the selective cel di白閃S叩car吋dir時 me凶thod [伊6 ， 19 ， 53司lトう an 
the other is a cel based Forward Error Correction(FEC) introduced in a Service Speci五c Convergence 
Sublayer工' (SSCS) [戸54. 55 、 56 ， 57 、 58別lト. SSCS iおs al upper sublayer of CS and treats the process depending 
on the service. The fo1'1ner lllethod needs a softwar予based comp1ex processing at ATM switching 
nodes. 011 the other hand , the additiona1 process is nece88ary on1y to both sender and receive1' 
te1'1ninals fo1' the 1atter method. The B-1SDN envir・onme11t requires a high speed switching capability, 
80 we conside1' that FEC-SSCS i8 superior to the selective cel1 discarding method. By adding sOlle 
FEC redllndant cels to each block, FEC-SSCS m叫ces it possible to recover the block containing s011e 
lost cels without retransmission if the number of 10st cels is 1ess than or equa1 to the number of 
redulldant cels within the b10ck. We analyze the performance of FEC-SSCS to clarify the efficiency 
fo1' seve川 parame七ers [59] 
The message level performance is significant, since it is what users actually feel. 1n order to eva1uate 
the message leve1 perfonnance on the ATM netwo1'k, three layers(a messαgeう a blockう and a cel) must 
be considered. However、 the performance of FEC-SSCS considering the three layers has not been 
但lalyzed yet. We l'espect these three layers. When the number of lost cells among a b10ck exceeds the 
number of redundant cells , FEC-SSCS can not recover the b10ck. 1n 七his case , it is assumed that the 
cor・rupted b10ck is retransmitted based on a Go-Back-N(GBN) in this thesis. The two state Markov 
chain is applied to the cel 10ss process in order to consider the burst cel1 loss tendency at ATM 
nodes. The meall message fOl'warding delay is evaluated fo1' the case of fixing cel los8 rate. On the 
other halld , in the case of reflecting the network 10ad to the cellloss rate , the ma幻mUlll throughput 
is illvestigated. We eva1uate these qua1ities against the lletwork 10ad, the b10ck 1ength, the illterface 
rate , and the 111ean number of consecutive celllosses. 
1n chapter 5, we sU111marize the overall cOllc1usions obtained in this thesis. 
Chapter 2 
Synchronous Translllission in ATM 
Networks 
2.1 Introduction 
One important category of services acc011lmodated in B-ISDN is an isochronous service. The examples 
of this kind of service are an ordinary te1ephone supported by a circuit switching netwo1'k(i.e. STM) 
or Narrowband-ISDN(N-ISDN). A video distribution , e.g. video on demand [60 , 61 , 62]. te1evision 
cOllference , 01' 1'emote education are new applications and a1so good 1'epresentatives of isoch1'onous 
services. These new services will become one of the main applications of B-ISDN in future. 
Isochronous se1'vices have a s七rict requirement fo1' a forwarding de1ay quality: both a mean va1ue 
and a variance(jitter). If the forwarding delay becomes large, receivers experiellce an unnatural pause 
of a cOllve1'sation il voice 01' a distortion of a picture in video. The 1arge de1ay variance causes al 
infonnl.tion 10ss because infonnation bits which do 1l0t arrive in time fo1' their playing back are d1'opped 
at the receiver. Therefore. the delay jitter a1so deg1'ades these qualities. 
1n addition to this requirement , a video service needs to be assured a 10w cellloss 1'ate(for example, 
b1'oadcast quality video requires les than 1.2 x 10-9 end-to-end ce1l10ss rate [12]) because users are 
very sensitive to a degradation of a pic七ure quality. As a resu1t , high requirements fo1' these QOSs(the 
lleal delay，七he de1ay jitter , a凶 the cellloss rate) exis七 in the ATM network fo1' isochronous services. 
The ATM lletwork pennits each sellder to transmit a cel il an arbitrary time slot and cels are 
lllu1tip1exed by a label attached in 七he cel header. Hence, there is a possibili七y that plural nUlllber of 
cels arrive at a certain output port of an ATM switching fabric at the same time, and some amount 
of a memory faci1ity are necessary to s七ore cels. This principle makes the following four prob1ems fo1' 
isochrollous services: (l)a de1ay jit七er ， (2)a buffer overfiow caused by VBR, (3)a cel collision in the 
ATM switching fabric , and (4)propagation of cOllgestion caused by ABR. The explanation of these 
four prob1ems is shown in section 2.2. 
Some contr01 methods llust be introduced to guaralltee the QOS of isochronous services. 1n secｭ
tion 2.3 , we cOllsider some me七hods which aim for the assurance of the isochronous service QOS. 
Among proposed methods so far，七hree representative contr01 methods are COllsidered: a de1ay jit七er
compensation method illtroduced in AAL 1, a buffer priority con七r01 ， and a stop場and-go queueillg. 
The simp1est method to answer the firs七 prob1em ， i.e. recovering a timing of CBR services , 11ay be 
the attachment of some memories to receivers. AAL 1 absorbs the delay jitter caused in the ATM 
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lletwork by llealS of addi時 sorne amou凶 of de1ay [27 ‘ 28 , 29 , 30 ぅ 31]. The amount of the 
memory will become ex七remelylargc because 七11enUlllber of conllections communicating wit11 t1e same 
receiver silllultaneously continues 七o increase. The another problem is that the establis1unent of the 
v01ullle of t.he additional de1ay to recover a de1ay jitter 1Sdifficu1t. 
To 1'cs01 ve the sccond alld fOl川11 prob1e瓜 buffer priori ty co山刀1s have beel1 proposed [26 、 32 ， 33 , 
34 、 35. 3G 、 37]. 11凶roduci 時 a c∞ollcep 七 of p戸卯r吋iorities among isochro ∞ 18 service8 cal1 avoid the sec∞on 
p戸r、ob1el口111 ，号 and e8七ablis叫hingthem be抗tweenCBR(VBR) alld ABR enabl同esit to prevent the four1th one. Alｭ
t.hough these lllethods can guarantee the cellloss 1'ate and the wo1'st-case queueing de1ay (s t3Ltis tically) , 
t.he max1mum delay jitter and the deterministic guarantee of the worst-case de1ay can not be assurcd 
The stop-and-go queueing method [38 , 39 , 40.41 , 42] responds to the second alld the fourt.h problems 
al1d partially the 白rst one by introducing a time frame concept. It provides guaranteed service8 per 
conlection with no cel 108S and elld-to-end delay of a constant pll1s a small bounded jittter term. 
Howev町、， the cel queuil1g de1ay is l1luch 1arger than any 0七her methods if 七he fie羽bi1ity of bandwidt.h 
a11ocatioll i8 kept. Furthermore ぅ the fluc七uation of ce1 de1ay within a frame can occur because of 
interaction among ce11s of other connections. 
The STM network has satis五ed the QOS of i80chronous services in addition that a high speed 
批判lSlllission has becn realized by a hardwaI‘e based switching. The allocatioll of time slots fo1' each 
connection enab1es it because this reservation excludes the interferel1ce among cOl1nectiol1s. However, 
error-free services are not suited for a STM type netwo1'k. Therefore, a number of literatures have 
argued the もeclmology which combines a packet-based trallsmission with a TDM system(snch as a 
STM) [43 、 44 、 45 ， 46]. He1'e, it is efficie凶 to consider the a11ocation of ce1 transmitted positions fo1' 
cach c<l.1 on t.he ATM network. This means a virtual STM tr<l.nsmission on ATM. We propose this 
new method l<l.llled as Q-STM [47, 48 , 49]. 
1n this schellle 、<1. tille frame concept is introduced. The frame is divided into SOllle numbers of 
subfmmes, a1 of which <l.re the same length. The subframe is again divided into slots, which is <1. nni七
of bandwidth alloc<l.tion. Because the time positions of each call are fixedly alloca七ed wi th respec七
to a1 links 01 the route, the time switching of slots at each switch is necessary for the fiexibility of 
slot reservation. 1n the Q-STM method, the basic period of this time switching is not a fr孔me but 
a. subf1'a.me , which relllarkab1y reduces storing de1ay at each intermediate llode. F\lrthennore , this 
scheme a1so provides genera.l ATM service class1, which is free from a restrictiol1 of time frames う in
additioll to the Q-STM service class. So two kinds of ce11s(Q-STM and ATM ce1) a.re mixed on one 
link. Becanse of the al10cation of time positions, Q-STM calls are able to be not on1y rE~alized the 
transmission of cel 10ss free and no intranetwoI・k delay jitter, but a1so performed UPC s七ructurally.
And vacant position in a f1'allle, which may occu1' due to the rate fluctuatioll of Q-STM calls or which 
is not reserved by Q-STM calls, can be utilized by ATM cal1s. 1n other words , ATM clas: cells ca.n 
use not only non-allocated slo七s for Q-STM , but a1so the cel position withou七 a Q-STM cell even if 
it is in the s10t alloca七ed fo1' Q-STM. By the effects of statistica1 mu1七ip1e氾ng of ATM cells , slots not 
u8ed by Q-STM cells are utilized efficiently. 
j Iu this thesìs、 we simply call this class of cells as “ ATM celr'. 
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2.2 Problems for Isochronous Services in ATM Networks 
11 the ATM netwo1'k ぅ the following fonr pro blems exist fo1' isochronous services: (1) a delay ji tt町、 (2)a
buffe1' ove1'fiow caused by VBR , (3)a cel collision in ATM switching fabric , and (4)propagatioll of 
congestion caused by ABR. 1n this sectioll, we explain these four prob1ems briefly. 
[1. Delay jitter] 
The informatioll of a voice source is encoded at a constant period. For inst a.nce ‘ an analog vo?c 
Sωourcωe i臼s q中u印a1凶ize吋d8ωbi“ωtおsdωi培g、1北i比taωa叫1 inぱfおorma川t州io∞n in the 125μμs in叫七e町rv刊a1 [21刊]. rτT士、he珂r印ef，白O1'e. digita1 inぱ1fo町r口ma叫州七tio∞n 1 
bits are sent at the constant 1'ate1 On the other hand, the rate of video SOU1'ce8 is va1'iab1e becanse of 
a1 encoding schellle which reduces required bandwidth. By a technique of a high efficient encoding, 
e . g. 日261 、 MPEG1 ， and MPEG2 [63 , 64], required bandwidth is decreased dramatically. 1n the case 
of a High Density TeleVision(HDTV) , the origina1 ana10g bandwidth, e.g. severa1 Gbps , is reduced 
t.o aronnd 20Mbps by MPEG2 [5]. If a video source is t1'eated as CBR, an estimatioll of required 
bandwidth and UPC become simp1er. Therefore , some video sources are sent as CBR. As a 1'esu1t , 
many isoch1'onons services will be accommodated in the ATM network as a CBR service. 
The sender of a CBR service transmits cells at a cons七ant inte1'val Tう alld the receiver llUSt rcad 
arrived cells at the same interva1 T. However 、 a cel experiences a forwarding de1ay variance(jiter) 
becanse of a queueing at an ATM switch. This de1ay jitter caused one queue is accumn1ated because 
each connection passes p1nra1 number of ATM nodes. Besides , the estimation of the upper limit of a 
jitter is difficu1t. As a resnlt , the recovery of a CBR 80urce timing is one of the important issues in 
the ATM network. 
[2. Buffer overflow caused by VBR] 
If a1 isochronons services are supported as CBR and the sum of the ra同 of a1 CBR services acｭ
COllllllodated to a ce1'tain link is 1ess than the 1ink capacity, the queue 1ength of cels waiting to be 
仕組1smitted in the ATM switch does not become 10ng. A1though the size of a memory attached to 
the ATM swi七ch is fini七e ， the amount of memories which are necessary to avoid the bnffer overfiow 
com p1etely c加1 be unders七ood. However , accommodating a video source as VBR has some attractive 
merits. Through a statisticalmultip1exing, the network can carry more VBR video calls than the case 
of CBR. Alternatively, users can obtain better de1ay quality with VBR than CBR video when both 
sources are accommodated as the same average rate [13]. Therefore, it is reasonab1e to consider that 
80111e VBR calls will be supported in addition to CBR for isochronous services in future. 
Provided that al1 VBR services are allocated bandwidth in a peak rate う buffer overfiow at the 
ATM switch w?l not occur in this case, too. However, the peak rate allocation degrades the l1etwork 
efficiellcy 但ld increases a cost. Therefore , it is important to accommodate these VBR sonrces with 
the rate which is 1ess than their peak. 1n 七his case, it is llecessary to iutroduce a Call Acceptallce 
Cont1'01( CAC) at a call se七up in order to guarantee the worst cel 10ss rate caused at passing ATM 
11n addit?n t.o this coustant rate encoding, a variable rate encodiug has beeu cous?ered. It stops cell trausmiss?n 
whil~--a--~-iï~~;~~l~i;d--~~d -trìes to save the n;twork resource. In this case, the cell transmission rate duriug a talkiug 
period is cousta叫 Therefo民 we cau apply the followiug dìscussiou もo this var?ble encod匤g case, too 
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FOl・ 11lultistage switches , a complex control requires in order to avoid a ce1 internal blocking at the 
ATM switch. Therefore , we consider that the shared resource switch is preferable. However , the cel 
collision at output ports of the ATM switching fabric occurs if we construct a 1arge sca1e switch. This 
ce1l10ss a1so 1eads the efficiency degradation of isochronous service accoll1modation. 
Table 2.1: Comparison of the single stage ATM switch architectu~. 
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nodes. However, CRC must satisfy the l110st strict requirement for 七he worst cel 10ss rate. 1n other 
words. the 1ll0St strict qnality 1evel is applied for a1 isochronous services. As a result , the efficiency 
of isochronous service accommodation degrades because of the buffer over.Bow caused by VBR. 
[3. Cell collision in ATM switching fabric] 
Many kinds of ATM switch a刈ütectures have been studied [94 , 95 , 96 , 97]. The ATM switch fals 
into one of 七wo broad categories: (i)a multistage , self routing array and (ii)a single stage fabric 
The lllultistage switch consists of many small switch elements , and each cel pas8es 80me elements 
[65]. 1n gel町a叫L the 1arger the size of a 8wi比もch山g fabr耐凶r目山、:ic bec∞O口llles ， the hi屯ghe町r the 印q午L町ed swi比tching
speed bec∞ollle邸s. Therefore , the multistage switch is considered to be an attractive ATM switching 
a1'chitectu1'e for a central office class switch which connects 1000 -10000 lines [94]. However, there is 
a possibi1ity that a cel collides another cel at passing switch e1ements. The cel 10ss caused by this 
intc1'nal blocking can not be ignored う so some routing techniques avoiding an internal blocking have 
been considered [66 , 67]. These non-blocking se1f routing arrays can evade a cel collision at passi時
switch elements, however, they require a comp1ex control which are against 七he fundamental principle 
of ATM: 何moving α soj加αァ'e-bαsed comphcαted processing from α switching node in order to realize a 
high speed capability. 
The other category of an ATM switch is the single stage fabric. There is no internal blocking 
and each cel can be exchanged with a simple processing. This category is again classified into two 
subcategories: a space division switch and a shared resource switch. 
The examples of the space divisioll switch are an i叩ut buffer switch [68] and a c1'ossbar switch 
[69]. Though a high speed memory access is no七 necessary for the i叩ut buffer switch, a Head Of 
Lille(HOL) phellomenon1 degrades throughput much. Providing a lllemory for each cross point of 
illput liles alld output ones ，七he crossbar switch realizes a high pe1'formance. However , the :元1ll0Ullt of 
memor允s is proportional to the squa1'e of the swi七ch size ねld 七he efi.ciency of melllories is worse than 
other architectures. 
The final category of ATM switches, i.e. the shared resource switch, call achieve the best performance 
Í1・0111 the viewpoint of a memory efficiency, a throughput, and a simplici句'. A shared memory switch 
and an output buffe1' switch [70, 71 , 72] exemplify this ca七egory. The problem of these switches is 
a required high speed memory access capability. This difficul句 limits a switch scale. Hence ぅ it is 
efficient to make an upper limi七 to the number of cells which can be accepted simultaneous1y at the 
same output port because the probability that many ce1s go 七o the same output link at the same time 
is lit， tle ・ A knockout switch [73] is one examp1e of tl山 sha印d resource switch. This switch provides 
the llpper 1imit on the number of cels simultalleously accepted at an output port of a switchilng fabric , 
so it decreases a memory access speed. The knockout switch causes a cellloss at an output port of a 
switching fabric when cels exceeding the capacity try to go to the same output port simllltaneo1.ls1y. 
Ani叩llt and output buffer switch [74] is an alternative method to decrease a memory access speed. 
Though the outpu七 port contention can be avoided , an additional scheduling is necessary fo1' each 
input port. Table 2.1 summarizes the single stage ATM switch architectures. 
1 When a head cel of a queue is waiting, behind cels must wait even if the aimed output ports are available. 
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[4. Propagation of congestion caused by ABRJ 
All ABR sellder starts to transmit cels without a bandwidth allocation and changes a translllission 
ratc depending on the network load [75 , 76 、 77] . When the network fals a congestion state because of 
e.g. the increment of nU11lber of ABR connections , a rate contro1method info1'ms senders to decrease 
the rate. Howcver , the estimations of the contro1 de1ay and the best thresho1d va1ue( a trigger of the 
contro1) arc difficu1t ぅ so cel 10ss caused by ABR congestion can not be avoided perfect1y. Because 
isochronous services acc011ll110dated as CBR or VBR are mu1tip1exed with ABR services on the S騏ne 
1ink 、 the congestion will propagaもe to CBR(VBR) services. 1n other words , the bandwidt.h allocat.ion 
of isochronolls services in the ATM network does not lllean the assurance of Q08 as the case of the 
8TM network. 
2.3 Transmission of Isochronous Traffic 
1n this sectiol1, three former methods , which aill to satisfy some requirelllents alllong four prob1cms 
lllcntioned previous section. are introduced. 
2.3.1 Delay Jitter Compensation on AAL 1 
1n the ATM ne七work ， each cel experiences a variab1e de1ay in addition to a fixed de1ay. The fixed de1ay 
is caused by a propagatiol1 de1ay andぅ on the other hand , the variab1e de1ay is produced by a queueing 
at passing ATM nodes. The uppe1' layer of CBR receivers 1'equi1'es AAL 1 to delive1' infonnation at 
a COl1stant interval. The transport of a CBR signal through the ATM network is usually referred as 
circ山; e1111:山tion [30 , 34] 
Thc 01e solution to compensate delay ji七ter caused in the ATM network is an int1'oduction of a 
buffcr which absorbs the de1ay variance at AAL 1 of receivers. The AAL 1 of a CBR sender transmit.s 
cels at the same interva1, T , and 七he AAL 1 of a CBR receiver delivers cels to the upper 1ayer eve1'y T 
cycle. As lllentioned above 、 total de1ay consists of two parts, fixed delay including propagation delay 
但ld variable delay. Fixed one can be defined as the minimum de1ay. To adjust the tota1 de1ay to fixed 
value , adequate alllount de1ay which is 1ess than DT is wasted in the buffer. This additiona1 de1ay 
absorbs the variance of de1乱y. As a result , the variab1e de1ay(which is 1ess than DT) is controlled to 
the same va1ue , DT ・ Ifa cel experiences the variable de1ay exceeding DT , it is dropped at the receiver 
AAL 1. This is because 七hat the amount of the de1ay jitte1' can not be controlled to DT by adding 
de1ay ﾌn this case. 
Figure 2.1 shows the examp1e of a de1ay distribution between a sender and receiver. Let de五ne Dj 
as a fixed de1ay alld Dll as a variab1e de1ay. The 1'atio of cells whose Dv is 1ess than Qrnax is x%. The 
adjustment. of Du to Qmα:r guarantees that x% cels experience the same de1ay D f + Qmal" These x% 
cels are su1'e to arrive at the 1'eceiver buffer before the instance they should be delivered to the upper 
1ayer. Other (1 -x) % cels will de1ay exceeding D f + Q mαXl so the adjustment is impossib1e and they 
al'e 10st by receivers. Therefore ぅ the cellloss rate (1 -x)% can be guaran七eed if the additiona1 de1ay 
is cont.rolled to sat.isfy 
DT 三 Qmαx. (2.1) 
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Figur・e 2.1: Examp1e of the cel de1ay distribution. 
The calcu叫1吐1a抗tiωon 0ぱfDT i同s impo1'吋ta但n式t issue becaus印e DT gives the t位radeoffbetween a cel 10ss qua叫li t.y a加n吋d 
a cel delay q午u凶凶叫ali七〉へ memorηyc∞ost. 80me way戸s 0ぱf DT 、 de抗te町r口m山ninationhave been conside1'ed [27, 28 , 29]: 
b1ind delay, abso1ute timing , and accumu1ated variab1e de1ay. N ext , we exp1ain these me七hods briefly. 
B1ind De1ay 
The AAL of a receiver starts to read the 五1's七 cell at the a1'rival time of it plus Qm a:t白 as shown in 
Figure 2.21. Let dl denote Dv of 七he 五rs七 ce11. The following cels are 1'ead at the T interval. For 
a1 cells , it is assu1'ed that DT = dl + Qmω と Qmα芯・ Therefore , the condition (2.1) is satis五ed. The 
calcu1ation of DT of this method is ve1'y simple and any complex facilities are not necessary. However, 
the ob七ained DT will be 10nger than the idea1 va1ue Qmax because of d1 ・ The unnecessa1'y increment 
of DT gives a g1'owth of a cel de1ay and requi1'ed memory. 
Abso1ute Timing 
This method is based on the assumption that both a sender and a receiver use the same globa1 clock 
and a synchronization of two 七erminalsis established. A sender sets the first cel emission time into the 
AAL header・， then a receiver reads the cel at 七he tagged time plus Qmax and D f as shown in Figu1'e 
2.3. Then, a1 other cels are 1'ead at the sね11e interva1 T. 1n this method , DT = Qmal' is guaranteed 
for a1 cels and the conditioll (2.1) is satisfied. F?'om the viewpoint of a de1ay, a memory cost , and a 
simplicity of 七he control , this method is ideal. However, the synchrollization of both terminals seems 
to cost llluch. 
Added Variable Delay 
This technique is to actually measure the va1'iable delay of the first cel. The variab1e delay is caused in 
quelleing facilities , so ATM switches 0r ATM cross conllect nodes calcu1ate t.he quelleing delay of the 
lThe fixed delay DJ is omitted in Figure 2.2-2.4. 
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Figure 2.3: Abso1ute timing mechanism. 
first cel and adds the va1ue to a time stamp in the AAL header. As a result , a receiver call understand 
dl correct1y and determines the additiona1 delay for the first cel as Qmαz 一 dl as shown in Figure 
2.4. The following cels are read at the T interval. Like the absolute timing method , DT := Qmo.l・ is
assUl吋 fo1' a1 cels. Though this a1so shows the ideal performance, the comp1ex additiona1 function 
is llecessary for each ATM switch and cross connect. 
In order to guarantee the cellloss rate caused at receiver buffers , a1 of three methods described above 
require the information for the cel de1ay dist1'ibution exempli五ed in Figure 2.1 for each connection. 
However, it is usua11y di伍cu1t to obtain the dist1'ibution at any instance. Moreover, the required 
memory at a receiver will continue to increase rapidly because the number of connections which are 
sﾎmu1taneously connected to the same terminal will grow. If the cel delay jitter is bounded like 
Distributed Queueing Dual Bus(DQDB) [92], these two problems are improved and 七he delay jitter 
Figure 2.4: Added variab1e de1ay mechanism. 
compensation on AAL 1 will become reasonab1e [93] 
2.3.2 Buffer Priority Control 
1sochronous services have various QOS requi1'emellts う e.g. an admissible end-to-end cellloss p1'obabili句f
is 10-8 for video communication and 10-3 fo1' te1ephony [3G]. If the cels fro11 a1 services arc hand1ed 
il the same manner, the resource management of the ATM network must be carried out accordillg to 
the QOS requirements of the most demallding services(the second prob1em described in section 2.2). 
Moreover, congestion caused amol1g ABR services will affect CBR(VBR) services(the fourth problem 
described in section 2.2). To solve these two problems , a buffer priority control [26 , 32 , 33 , 34 , 35 , 36 , 37] 
has been cOllsidered to be efficient. Bufrer priority controls are classified into two categories: a delay 
prio1'ity and a 10ss priority(space priority). The former mainly gives preferentia1 delay treatment ぅ
while the latter provides p印fere凶a110ss treatment to high priority calls [35]. Next , we desc1'ibe some 
buffer priority con七ro1 schemes. 
The de1ay p1'iority schemes perform a p1'io1'ity control by means of a server scheduling as shown 
in Figure 2.5 ( a)-( d). Some delay priori七y schemes have been proposed, e.g. an absolu七e priority 
[78 , 79], a Minimum Lax.ity Thresho1d(MLT) , a Queue Length Threshold(QLT) [32 ], and a Periｭ
odical Balldwidth Allocation(PBA) [34]. The abso1ute priority gives ね1 abso1t巾 priority to the 
isochronous traffic(cor1'esponding to the high priority class in geller(1). 1n other words ， もhe errorｭ
free tra白c( correspondi時 to the 10w priority class in general) are served 0叫y when there is no cel in 
the high priority class queue as shown in Figure 2.5(a). Although this scheme is simp1e, the QOS of 
the low class cels seem to be more degraded than other schemes. 
MLT gives priority to the isochronous traffic when the Minimum La氾ty(ML) of the isochronons 
cels1 is less than or equal to a thresho1d, L; otherwise priority is given to the error-free tra伍c as 
depicted in Figure 2.5(b). QLT gives priority to the error-free traffic when the number of queued 
lIt is defined as the amount of time until the first deadline of al queued isochTonous cells expil'es 
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error-free cels is 乱bove a. thresho1d ぅ T; 0七herwise isochronous cels a.re given priority a.s shown in 
Figure 2.5(c). BoωthMLT 但仙ld QLT a拭ωchi斗ieve essentia.ly 七山he sa叩m児e pμerfoωr口llla加ncωe 七訂rad仇eoff w叫11山i比ch i臼s better 
七山hね1 tぬhe absωoh巾 p戸戸卯l'吋.1ぬor巾i比ty [32河J. MLT l'印eq午u山ires
be the best lllethod among 七hese three schemes. The upper limit of the de1ay ji七te1' fo1' a.n isochronous 
service can 1l0t be guaranteed by the abso1ute priority, MLT, or QLT. 
ln order to realize this assurance and decrease the influellce on the error-free traffic , PBA se1ects 
isochronous cels periodica.lly as depicted in Figure 2.5 (d). The transmission period of 七heisochronous 
traffic，九 is determined dynamically to guarantee al isochronous cells to be transmitted in T. ln 
other word8、む is derived from Tp = T I N(T) , w叫here N(Tη) i泊s t凶he nu 
during T pe臼1'1ωod. The difficulty of the schedu1illg algorithm weakens the attrac七iOll of this method. 
ln the 108s prio此y(spa.ce priority) ぅ e.g. a thresho1d schellle [35 , 37, 80] and a.n overwriting scheme 
[35 , 37]ト、 a制加n e1'口rorト二イ-free cel is dropped (dropped Îlぱor口mat仙tion can be recovered by retransmi同ss幻ωiωon) an 
its bu百e白r spa.ce i出s given 七o an isochronous cel to avoid conges七tion. All cels arc queued iltO the same 
buffcr provided some thresholds in the threshold scheme. When the queue lcngth exceeds the 七hreshold
Ti 可a.ll arrived cels of class i to N(N is the number of priority clas8es) are dropped as shown in Figure 
2.5 (e). In the overwri ting scheme、 an isochronous cel arriving at a ful buffer ca.n be 1'eplaced with an 
e11'01'-f1'ee cel arriving ea.rlier as depicted in Figu1'c 2.5(f). A1though the th1'esho1d scheme is simple‘ 
a cOlllplex p1'ocessing is necessary fo1' the overwriting schellle. On the other hand , the performance of 
the 1atter scheme is bette1' than the former one. 
The 10ss priority contro1 can not reduce a cel de1ay jitter of isochronous trafic. If on1y the delay priｭ
o1'ity lllechanism is introduced , howeve1' , the efficiency of isochronous service accollllllodation becollles 
worse because the most strict required cel 10ss 1'ate is applied to al isochrollous services. Thereｭ
fore. a N ested Thresh01d Cell Discardi時 with Mu1tiple Buffers(NTCD-MB) has been proposed [3] 
NTCD-MB combilles the delay priority(abso1ute priority) and the 10ss priority(threshold scheme); al 
isochronous cels which consist of p1ura1 priority classes are inserted to the high priority buffer and al 
error-free cels are queued in the low p1'iority buffer as shown in Figure 2.6. The high priority buffer 
is a1ways givell the priority to the 10w priority buffer as the abso1u七e priority, and each priority class 
made in isochronous se1'vices are treated a8 the thre8hold scheme within the high priority buffer. This 
scheme satisfies both two purpose8 of the buffer priority cOllt1'o1: the preventioll of the congestioll 
propagation f1'om ABR to CBR(VBR) a吋 the increme凶 of the accepもab1e number of isochronons 
servlces. 
Thongh the bnffer priority contro1 can solve the second and the fourth prob1ems described in sec七ion
2.2 , ilt1'oducing thi8 cOlt1'ol is not enough 七o saもisfy the al requi1'ements of isoch1'onons se1'vices. The 
prob1ems are listed as follows. 
• The delay jitter is not bounded except for the PBA method. 
• The third prob1em exp1ained in section 2.2 , i.e. sing1e stage and large sca1e ATM switch archiｭ
tectu1'es cause a cel collision at output ports , is out of this control. ln order to gua.rantee the 
cel 10ss rate fo1' isochrollous service8 , this contention mus七 be considered. 
• A buffe1' priority control app1ies 七he QOS guaralltee to who1e ce1l8 constituting one p1'iority 
class. For example, when 10-9 cel 10s8 rate i8 guarallteed for one isochronous priority class , 
one cOllnectioll of this class ma.y experience 10-8 cel 108S rate whi1e another connection of the 
same class expe1'iellces 10-10 cel los8 rate. ln order to guarantee QOS fo1' each connection on 
the buffe1' p1'io1'ity contr01 , a buffer has to be provided for each connectioll and connection based 
p1'iority contro1 is necessary. A fair queueillg approach [81] is one examp1e to guarantee QOS 
fo1' each connectioll ba.sed on the buffer priority control. However, a complex cOlltro1 and 1arge 
memory is neces8ary, and 七he queueing delay increases in this case. 
2.3.3 Stop-and-Go Queueing 
In this section , we exp1ain the stop-and-go queueing [38 , 39 , 40 , 41 , 42] which aims at the perfect 
avoidance of cel 10S8 caused by a buffer overflow and the restriction in al intranetwork de1ay jitter. 
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Figure 2.7: Stop-and司Go queueing strategy. 
This method reso1ves the second and the fourth prob1em mentioned in section 2.2. Moreovel・ 1 the 
assurallce of the upper limit of a delay variance responds the first prob1em partia11y: makes it simple 
to 1'ccover CBR timillg a七七11e AAL 1 of l'eceive臼r叫see sectio11 2.3.1り) 
This scheme consists of two s七rategies ， an adlllission policy and a stop-and-go queueing. Itassumes 
a f1'ame , whose lellgth is Tラ in a time axis. 11 the admission policyぅ each ca1 is accepted based on 
the lllaximulll nUlllber of cels which can be t1'ansmitted during a frame T with respect to all1inks 01 
the route. By on1y this strategy, it is impossible to guarantee no cel 10ss at each interlllediate llode 
becanse each source tends to make a burst on l'andom posit卲n. To prevent a bu:fer overflow ヲ the
stop-and-go queueing is introduced. 1n this contro1, a1 cels arriving during one frame time are stored 
at an intennediate node, and then transmi七ted to もhe next node. The s七op-and-go queueing: keeps the 
nUlllber of cels transl1litted during 七he frame less 七han or equa1 to the maximul1l number determined 
by the adlllission policy. 1n order to simp1ify the frame-based queueing, a switch architecture has been 
proposed [42]: two buffers arc provided for each output li此 as shown il Fi屯g忠~l川1
stも，ruct礼川U1'e of a dou b1e buf証fe1' method on a digital switch. Arrived ce11s are stored into one bu:fer and 
ce1s are 七ranslllitted to the output link from the other bu:fer simu1taneous1y. The ro1es , i.e. reading 
and w1'itillg 、 are exchallged at each frame boundary. The stop-and-go queueing assumes a frame-based 
synch1'ollizatioll, so a bu:fer is attached in f1'ont of a switching fabric to rea1ize this sYllchronization. 
The amount. of this synchronization buffer is the prope1' va1ue for each input link and 1ess than the 
frame 1ength. 
By both strategies , celllosses caused by 七hebuffer overfiow at each intermediate node are prevented , 
and a1 cels are translllitted with bounded intra-network de1ay jitter within one frame. This schel1le, 
however, can not relllove ce1110ss caused by 七he output port contention at a switch匤g fabr?c:( the third 
problem described 匤 section 2.2). 
The end-to-end(from the source to the destination) de1ay, D is 
D = Q +7 + d, (2.2) 
whe1'e Q isa constant de1ay caused by a buffe1'ing, T is a propagation de1ay, and d isa fiuctuation of 
the delay caused by the statistica1 mu1tip1exing. At a1 intermediate nodes, additional buffering de1ay 
fo1' synchronizatioll of f1'ames from different 1inks is llecessary, which is boullded by T. Thus , we have 
ηT :; Q :; 2nT, (2.3) 
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whereηi8 the llUlllber of intermediate nodes on the route of the corresponding call. 8ince Q > T and 
o ~ d < T、 the end-to-end delay and thc width of intra-lletwork de1ay jitter are pl'oportional to T. 80 、
the 10nger T 1eads to the greater network delay. However , the short.e1' T is , the worse the fiexibility of 
bandwidth allocation becomes , because each cal is allocated the bandwidth by meallS of the number 
of cels within one frame. Here, we summarize the dellleri七s of もhis scheme 
• The queueing delay is much 10nger than othel・ methodsif it preserves the fiexibility of bandwidth 
allocation. 
• 1t is impossib1e to avoid a de1ay jitter perfect1y in もhis scheme. so other method which 1'ecover 
CBR timing is llecessary. 
• The cel collision within the ATM switching fabric can not be avoided, thus lloll-blockillg fab-
1'ic( e.g. the input-output switch, the output switch, alld the sha1'ed memory sw咜ch) should be 
introduced if it 七 ries to gua1'antee a cel 10ss free trむ.lsmission.
2.4 Quasi-STM 'I旨ansmission Method 
Here , it is efficient to consider the allocation of cel transmitted positions fo1' each isochrollous ca1 on 
the ATM ne七wo1'k because a time slot 1'eservatiOll resolves a1 fOUl、 problems mentioned in section 2.2 
without any complex processing during cel translllissioll. 1n other words, the ATM time slot allocation 
fo1' each call has three me1'its. First , even if any type of the ATM switching fabric is used , the co11ision 
of cels at the output po1'ts have never occurred by means of time scheduling. Second, a cel de1ay 
jit.ter is prevellted il a network because the cel transmitted positions are determined exact1y who1e 
the netwo1'k. Thus , a CBR receiver becomes simpler. Third，七he distribution of a cel arrival interval 
is controlled by means of the slot allocation algol・ithm ， so we can llloderate burstness of isoch1'onous 
t.rafic by using some sophisticated slo七 allocation algorit1ulls. 
We propose the new method named as Q-STM [47 , 48 , 49]. The main features of the proposa1 
method are sUllunarized as next three items. 
(1) All Q-STM calls are a110cated fixed time positions in a frame to t1'ansmit cels over a1 links on 
the routes. Thus the switching of time slots at each intermediate switch is needed. 
(2) The period of tille switching is not the f1'ame which is the period of bandwidth a11ocation , but 
the subfrallle which is composed by splitting a frame in七0 七he same tille in同rval.
(3) 1n addition to the Q-8TM service class , a no1'11a1 ATM se1'vice class without frame concept is 
cOlllposed il orde1' to accommodate high bu1'sty ca11s e伍cielltly 但ldimprove link utilization. Ca1l8 
with high bu1'st 01' re1ative 七01e1'ance of a cel 10ss, i.e. error-f1'ee se1'vices( data commullication) , 
are suitable in this service class. Hence, there are two differellt types of ce11s, Q-STM cels and 
ATM cells, on a link. 
1n the fo11owing four subsections, the frame structure, the ATM service cl前払 theswitch architecture ヲ
alld the call setup p1'ocedure a1'e exp1ained respectively. After explailling the fundamenta1 frame 
concept of the Q-STM lllethod, we describe the aim and meanillg of the subframe introduction by 
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llleans of comparing S011e al七ernatives in the frall1e structure subsectioll. In the ATM service class 
subsection , the mealling of this service class is explained. We 8ununarize the requirements to realize 
the Q-STM 8witch, then compare 80me switch architectures ﾌl the sWﾌtch architecture subsectioll. 
Finally il the cal setup subsection, 8011e algOl廿;111n8 are proposed alld illvestiga七ed qualitatively. 
2.4.1 Frame Structure 
Fundamental Concept 
ln order t.o allocate transmitted cel position on the ATM network, it is necessary to int1'oduce a frame 
alld a 810t concept. on a time a氾s : a frame is a period of bandwidth alloca七ion and a slot is a lnit 
of balldwidth allocation. For example , the frame length is 125μ8 ， which corresponds to a 8ampling 
period of a voice source , and the slot length is 8bits in the conventional STM network. It is convenient 
to set the slot length equa.l to the all10unt of illfonnation transmitted from the lowest rate service 
during a frall1e period. In this case, reserving one slot per one frame just corresponds to the allocatiol1 
of the lowest rat.e service. In the ATM network , the time slot synchronization has already established; 
o1e time slot is equa.l to the ATM cel length. Because the Q-STM method is based on the ATM 
network and cel-based switching, it is efficient 七o set the slot length as 七he ATM cel size. Moreover, 
we assume that the lowest rate isochronous service accommodated into 七he Q-STM service class is 
64kbps voice service. Ittakes 6ms to make one cel frol1l 64kbps source because the ATM cel payload 
is 48bytes1. As melltioned later, the queueing which is three times of the frame length is neces8ary at 
the maximUlll fo1' each node. Whell the cal passes sever乱1 llodes, the queueing delay will be longer 
tha.n the limit pennitted for isochronous services. For example, a per swit.ch cel transfer dela.y should 
be below 500μs for services such as DS・ 1jDS-3 c叝cuit emulation [12] 
1 Ac t.ually, one byte of the ATM cel payload ﾍs reserved for AAL 1. For the sake of a calculation convenience, 48bytes 
cel payload is assumed t.o be used for user information in this thesis. 
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The longer a frame is ， もhe beter the fle氾bility of bandwid七h alocation becomes because bandwidth 
of each cal is assigned in the form of the number of cels in a frame. F?-om vicwpoints of delay 
performance , the shorter frame size is preferable because a frame is st.ored for time swi七 ching at each 
node. To satisfy above t.wo conflicting requirements , the Q-STM method introduccs a new t.imc fnune 
concept named as "subfmme竹 . Therefore , this scheme uses a frame structure consisting of threc layers 、
'the fmm e" , the "subframe" , and the "slof'. as shown in Figure 2.8. Time switching is executed on 
the subframe basis , that is composed by spli七ting one frame into multiple equivalent timc inte1'vals. 
A 七ime table whose period is the subframe length is prepared fo1' each subframe. The refered table 
is switched at each subframe boundary. The number of subframes within one frame( or the subframe 
length) is an ﾌnteresting parameter because itaffects many qualities in 七he Q-STM network. We 
roughly obtain the 1ll0st e伍cient number through some quantitative evaluations insection 3.3.3 
The bandwidth allocation is perfonned by reserving required number of time slots within the frame. 
It should be noted that one cal can be allocated slots over plural subf1'ames. In Figure 2 . 9 、 we show 
the example of the Q-STM slot allocation where the bandwidth are G4kbps and G40kbps. When the 
link speed is 15GMbps and one slot is equivalent to 64kbps , the number of slots in a frame is about 
2200 (百出"4 X 当深~ ~ 2200). In this example, 山 1叩1札m叫urnb愉e町r 0仇fトhιSωq引刊u叫11泊蜘削.乱加a但n附1
in a subf白r乱allle i詰s about 550. It is too di伍cult to show 2200 slots in the figure. so 七he number of slots 
in the figure is less than ac七ual frame. 64kbp8 is assumed to be the slowest call, so the frame length is 
Gms as mentioned before. For the cal of 640kbpム 10 slo七s should be allocated. These alocated slots 
can be placed allywhere in a frame. 
N ext , we mention how 七o insert Q-STM cels transmitted from each source. At the entrance point. 
of the Q-STM network ぅ arriving Q-STM cels are queued fo1' each connection , then inse1'ted to t.he 
allocated slots. The Q-STM network is de五ned between the sender end office and the receiver end 
ofice. Thus , this entrance point is located at the sender elld 0伍ce. As a result , the Q-STM frame 
st.1'ucture is not int1'oduced on the upstream subscriber lille(from the sender tennillal to the sender 
end ofice). On the other hand , the Q-STM fralle concept is provided on the downstream subscriber 
line(from the receiver end ofi.ce to もhe receiver terminal) as shown in Figure 2.10. Each Q-STM cal 
can transmit cells in any slots if they are reserved for the cal. There is no delay variance within the 
Q-STM network after t.he transmitted slot is determined at the sender end ofice. The Q-STM SOllrce 
tenninal can not send cells exceeding its bandwidth ・ Consequently UPC is realized constructively for 
Q-STM cals. 
Figure 2.10: Bounds of the Q-STM lletwork. 
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Meaning of Subframe Introduction 
We describe the signi五cance of the subframe concept by compar匀lg with two cases without subfrallles. 
Here , n illdicates the numbe1' of subframes within one f1'al1le. As shown in Figure 2.11 ぅ the following 
three models are considered. 
(1) 1n七roducing the subframe concept , and lllaking the subfral1le a tille switching period(p l'‘oposed 
Q-STM lllethod corresponds to this case) 
(2) Without the subframe concept, matching the frame length wi七h the subframe length of the fil前
case 
(3) Without the subfrallle concep七 ， matchillg the frame length with the frallle length of the first case 
The three cases are compared from the three viewpoints: (A)a fiexibility of bandwidth allocation1, 
(B)a buffering delay caused in a time switch(it isproportional to the amoun七 of required melllory) , 
and (C)a required call setup time. 
[Comparison between (1) and (2)] 
The fie氾bility of balldwidth allocatioll of (1) is 17, til1les as large as that of (2) ・ The bufferillg delay 
and the required time swi tch size of (1) are sal1le as 七hose of (2). When the same amoullt of bandwid七h
is allocated、 the nlIDlber of reserved slots of (1) is n times as large as 七hat of (2) ・
[Comparison between (1) and (3)] 
The fie氾bility of bandwidth allocation and the required number of allocating slots are same for (1) 
and (3). The time switching delay and its memory size of (3) is n times as large as those of (1). 
Judging f1'o11 above comparisOll, the availability of the subframe introduction is evident. However, 
there is a fear of the growth of a cal1 setup time. The quantitative eva1uation for the Q-STM call 
setup tille will be shown in section 3.4.2. 
12a山idth is allocated by l'eser叩g 50皿e time slot5 within one fl'ame. The minimum interval of ba仙川lth which 
zぷ芯::::i:::;:ぷ二 slot/ 0ηe frαme. Therefol'e, the 1叫er the frame length 丸山e more t.he flexibili 
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2.4.2 ATl\在 Service Class 
The Q-STM lllethod illtroduces a norlllal ATM service class which has 10 frame c011cept in additioll 
to the Q-STM scrvice class. Thus , both Q-STM and ATM cells arc transmitted on a link in mixed 
state. By introducing this service class , we obtain following effects. 
( 1)The services wi th very high burs七iness or tolerance fo1' cellloss can be accom111odated efficicntly. 
(2) The slots which a1'e 1l0t used by Q-STM calls can be used by ATM class cels. 80 they al'e not 
kept by Q-STM and we can obtain a statisticalmu1tiplexing gain fro11 them. 
1n genera1 , isochronous tra白c is accommodated in the Q-STM se1'vice class and error-free tra伍c is 
supported in the ATM service class. When VBR call is supported as the Q-STM class 、 the vacallt. cel 
position inside the allocated s10も lllay occur because of the rate fiuctuation of the sou工ce. ATM celh 
are allowed t.o be inserted in these spaces in addit.ion to the slots which are not allocated for Q-STM 
cals. By this strategyぅ even though 七ime slots ar‘ e rese1'ved for each Q-STM cal1, we can obtain the 
statistical l1lultip1e氾ng gain and improve the utilization of the link. This is not derived fro11 the 
conventiona1 STM network. 
Now , Q-STM cells has a cOlllp1ete priority in assigned slots , so ATM class cells can be regarded as 
low priority cells. Thus , the QOS of the ATM service class are greatly affected by 七he dist.ribution of 
alloca七ed slots and the characteristics of the Q-STM tra伍c. 1n the Q-STM lllethod, the distribution of 
Q-STM cells within a frame can be controlled by means of the slot allocatio11 pattern. The degradation 
of the ATM service class QOS is moderated by scat七ering reserved slots position wi七hin the fralle. 
Therefo1'e, the Q-STM call setup algorit1ull is important. We discuss this matter il 8ection 2.4.4. 
2.4.3 Switch Architecture 
A Tillle switch(T-switch) which executes time switching of slots is necessary in the switch fo1' t.he 
Q-STM scheme. 1n this subsection, we investigate and C0111pare S0111e switch architectures for the 
Q-STM scheme. Then, the cell switching motion inside the switch is explained briefiy. 
Basic Assumption 
11 order to realize the virtua1 STM transmission on the ATM network う it is necessary to introduce 
the concept of the frame , which is a period of bandwidth allocation, and the slot , which is a unit 
of it , like the o1'dinalγSTM lletwo1'k. When heterogeneous services requirillg various bandwidth are 
accollllllodated, plu1'a1 number of slots lllust be assigned for one cal. Therefore , a Time Slot Sequence 
1ntegri句(TSSI) [82 , 83 , 84] becomes a prob1em like N-1SDN. TSS1 is to maintain a cel sequence for 
a call allocated p1ural slots. The doub1e buffe1' structure is useful to reso1ve this prob1em, so i七 has
been adapted to lllany digital swi七ches. 1n the doub1e buffer structure , two T-switches are provided: 
information is read f1'om one and written to the other a七七he same time. The function is switched at 
the boundary of the time switching period(i.e. the frame in STM and the subframe in 七he Q-STM 
method). The Q-STM method a1so adopts the doub1e buffer structure to maintain TSS1 eRsily. 
Although only T-switch can cons七ruct the switching facility, it is efficient to combine T-switch with 
a Space switch(S-switch) to bui1t a large scale switch. Alllong some combination of both switches, 
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Figure 2.13: 1ncrement of the multiple幻ng degree on S-switch. 
The realocation approach requiring a huge amoullt of processillg will not be suited. 
the other hand, the amoun七 ofT-switch is decreased by introducing the subframe concept. Moreover , 
the Q-STM method enables it to use any type of single stage ATM switching fabric because the cel 
output por七 collision is avoided by the time scheduling. Consequelltly, it is relatively easy to increase 
t.he switching speed of S-switch, so the Q-STM method assumes to employ the method (2) to avoid 
the intra-switch blocking. N ext ぅ we show one numerical example in order to understand the effect of 
introd ucing the method (2) 110re clearly. 
QuαS 'l ・STM Tmnsmiss'ion Method 
r--λ一____ m multiplexing 
議事 11 口 __ Available slots 
g.4 Chaptel' 2. Synchronous Transmission in ATM' Netwol・ks
On 
~ 
Latter T -switch 
σb ?xn
り
直しv­
J川
n
-行
Ha
今ん
ゐEL
川=??
f'E
、
、
?
method. 
a TST structure う providing two T-switches at the both sides of S-switch, has been considered to be 
the best 01e from the viewpoint of a scalability [85 , 86]. The Q-STM method also adopts the TST 
structure like mally digital switches. 
When the TST structure is introduced. the cal blocking caused by intra-switch congestion l1lust be 
1n the intra-switch congestion state う a cal blocking occurs because of an intra-route 
shortage. even if there is enough available slots on al passing links. Figure 2.12(a) e:xemplifies 
the intra-switch congestion. Now, let consider establishing a new connection , whose bandwidth is 
one slot pe1' 11、αme ， from t.he input link 1 七o the output link 2. Though there is emp七Y slot on both 
links 、 this new cal can not be accepted because the intra-route must set at the same time position on 
both ends. Therefore , the intra-blocking is a major cause of a Q-STM cal blocking compared with 
the outside blocking( the shortage of empty slots on links). 1n order to avoid the intra-blocking ， 七he
followi時七wo methods have been investigated [87, 88 , 89 , 90 , 91] 
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(1) Reassignment of Intra-Route 
As shown in Figure 2.12(b) , a new slot assigmnent is possible froll the input link 1 to the 
outp川 li此 2 if pre-reserved intra-ro川es are reallocated [88 ぅ 89 ， 90]. The reserved slot positions 
do not change, so each switch can reallocate intra-routes without any influence to other switches. 
Although plural trials are necessary in general, i比t i臼s proved tha七 thereassignment process fini均shes
in the児 五n山it回e f:仕re閃que附孔山C句y[伊88針] . Moreove白r‘ , the scheme whi礼山iclぬh lir凶1
be伐倒e引n proposed [91] because the 閃a加制S路Sigl伊脚nme凶 requires plenty processing 
considered , 
Figure 2.14 shows the effect of the intra-blocking avoidance. The horizontal axis is the Q-STM load 
and the vertlcal axis is the Q-STM cal blocking probability. The comparison models are 
(Normal) the case without any mechanism avoiding the intra-blocking(m =η) ぅ
• Normal (NS = 1) 
. Normal (NS = 10) 
・ Normal (NS = 100) 
。 Imp. (NS = 1) 
企 Imp. (NS ニ 10)
ロ Imp. (NS = 100) 
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(2) Increment of Multiplexing Degree on S-Switch 
Let n and 1?denote the number of slots during one frame on T-switch and S-switch respectively. 
If 2n -1 三 m is satis日ed ， the ?tra-rOl巾 blockìng must not occur [89]. The worst allocation 
pattern ? depicted in F?ure 2.13 whell m ニ 2n -1. The worst case ﾍs that the reserved ﾍltraｭ
routc pos??ns of the input-side are perfectly different froll those of the output-side. 
there is one empty slot on both input alld output link, the number of blocked intra-route is 
(n -1) + (η- 1) = 2n -2 = m -1; sothere is at least one available intra-route and 10 intraｭ
route blocking happens. 1n order to satisfy m - 2η- 1, it is necessary to double both the 
amount of T-swﾍtches and the cycle speed of S-swÍ七ch.
When 
As described in section 2.4 .1 , the growth of the cal setup time seems to be problem in the Q-STM 
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Figure 2.14: Q-STM cal1 blocking probability with or without intra-blocking. 
(a) Example of intra-blocking 
Figure 2.12: Example of the intra-blockingωd its reassignment. 
26 Chapter 2. Synchronous Trallsmissioll in ATM Networks 2 イ Quαs 'l-STM Trαnsm'iss 'ion M ethod 27 
(Imp.) the case increasing the multiplexing degree on S-switch(m = 2η ー 1). Input module 1 
T-sw. 
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The cal level simulation model described in chapter 3 isused. It is assumed that the link capacity 
is 156Mbps. the fralle lcngth is 2200slots , t.he Q-STM bandwidth is 44slotsj f 1' αme 、 the number of 
input(or output) links is 4. and the number of passing nodes is 3. 
1n the case of N onna1. both the intra-blocking and the outside blocking occur. 1n the case of 
1mp.. on the other hand, only the outside blocking happens. 1n Figure 2.14 , 1mp. shows l1luch 
bct.ter perfonnance thall Normal. Therefore, the effect of introducing the intra-blocking avoidallce 
mechanism cal be sel strongly in the figure. 
1n general 、 the smaller t.he multiplexing degree 01 S-switch is, the lllore the inconsistent position 
becolllCs. So the Q-STM cal blocking probability of the Normal case degrades with the number 
of subframes increases as shown in Figure 2.14. As a result , the avoidance of the intr・a-blocking is 
import.ant for the Q-STM method which introduces the subfrallle concept. 
N ext , we illves 七igate S011e switch architectures , then explain the cel switching mechanisl.l1 b1'iefly. 
(A) (D) 
Comparison of Architecture 
Input module 2 
ATM 
Output module 2 
ATM 
It is assumed that the switch consists of three portions , al illpUt module , an outpl1t lllodule ，乱nd a 
switching fabric. 
?
(1) Input Module 
The fUllction of the input module is to receive cells which consist of Q-STM and ATM cells , 
then to synchronize the subframe pe1'iod and to exchange a tille position for Q-STM cells , A 
synch1'onization bu百'er is necessary 七o establish 七he subframe synchronization , For the structu1'e 
of this module , the following three alternatives are possible(see Figure 2.15(A)ー (C)). 
Input module 3 
ATM 
(A) This st1'ucture does not separate Q-STM cells frOll ATM cels. Not only Q-STM cels but 
also ATM cels are inserted to T-switch. The time switching of ATM cels are performed 
by slots without a Q-STM cell, so it is necessary to make up a time table for non-allocated 
slots to maintain the cel sequence of al1 ATM cal. This structure is simplest but the delay 
quality of ATM ce1s is degraded because each ATM ce1 experiences the unnecessary delay 
in 七he synchrol1ization buffer and T-switch. 
(B) 1n this structu1'e, Q-STM ce1s are sepa1'ated f1'011 ATM cels and the separation continues 
til they are il1serted into the switching fabric. Although two input ports are necessary fo1' 
each input module , the delay quality of ATM cels shows the best performance. 
(C) After separating Q-STM cels frOll ATM cells , this structure stores ATM cells in a First-1ll 
First-Out(FIFO) queue. The Q-STM cel stream from T-switch is observed; when an empty 
slot is found , the top ATM cel waiting in FIFO is inserted into 七he empty slot. The most 
complex facility requires , however , one input port is enough. The influence on ATM cels 
is smaller than (A) and larger than (B). 
(C) 
Figure 2.15: Input and output module. 
(2) Output Module 
The function of this module is to execute the time switching fo1' Q-STM cells again(because the 
Q-STM me七hod supposes the TST architecture) and insert ATM cels to the slot without a Qｭ
STM cell. The candidates of this module is the following two struc七ures(seeFigure 2.15(D) ,(E)). 
(D) This structure provides one input port to the output module(i.e. 七he ou七put port of the 
swi七ching fabric) ・ Q-STM cells are separated fro11 ATM cels in the module , Though this 
structure is attractive from 七he viewpoint of the switching fabric scale , some priority mechｭ
anism is necessary to avoid the ou七put port collision of Q-STM cels. The time scheduling 
gua.rantees that 七he number of arriving Q-STM cels at もhe same output port simultaneｭ
ously is less than or equal to one. Therefore, even if the switching fabric capacity is so 
sma.1 that only one cel can be accepted at the same time，七he Q-STM cel collision can be 
avoided. 
(E) In this structur弘 two input ports to the module are provided: 七he one is for Q-STM cels 
and the other is for ATM cels. The construction is simpler 七han (D) and the probability 
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of ATM cel collision at the output po1't of the switching fabric is decreased. And a1so , no 
avoidance mechanislll fo1' Q-STM cel collision at the switching fab1'ic output port requires. 
(3) Switching Fabric 
1n order to avoid the Q-STM cel 1088, a nonblocking type switching fabric requires. 1百f a mu叫11-
tis叫tage 8wi比tch山g fabric is ωed ， S011e schedu叫IlÌl吋: me抗thod ， i.e. a batcher sor七i時; lletworks [67]. 
is nccessary to avoid the ilterlal cel blocking. On the other hand, any single stage switchillg 
fabric cal be used because the number of Q-STM cels arriving at the same port simultaneously 
is 1es than 01' equal to one. From the viewpoillt of 七he Sillplicity and the delay perfonnance, a 
silgle stage switching fabric is suited fo1' the Q-STM lllethod. 
The Q-STM swi七ch architecture can be const1'ucted f1'om any 七hree il1put modu1es(A)-(C) alld any 
two outpllt modu1es (D) ,(E) , 80 six alternative8 can be considered. Moreover う for the combination of 
the inpllt modu1e(B) and the output lllodu1e(E) , not only the structure sharing the switching fabric 
for both service classes(Figure 2.16(a)) but a1so the structure separating the switching fabric for each 
service class(Figure 2.16(b)) can be bui1t. In 七he separating version, the switching fabric attached for 
the Q-STM service class needs no cel header info1'mation. Thus. the ordinary highway switch used 
fo1' the S-switch of STM can be used. 
(a) Shared switching fabric type 
(b) Separated switching fabric type 
• 
• 
!↑↑、
Figure 2.16: Comparison of the switching fabric for (B) ー (E) type. 
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The seven switch architectures are summarized in Table 2.2. The processing speed of the switching 
fabric is assumed to be L times as fast as the links capacity. If the number of ATM cels arriving at 
the same output port of the switching fabric simu1taneous1y is 1es than or cqua1 to L , 10 ATM cel 
i8 lost. at. t.he Olltput po1't. 1n the case of adopting the output module(D) , the gua1'anteed numbe1' of 
ATM cels accepted at the same time decreases just one cel because one Q-STM cel may arrive at 
the same port. 
Though the scale of the switching fabric becomes 1arge, the combination of (B) and (E) gives a 
simple p1'ocessing and the best performance for ATM cels. We proceed the following descriptions 
on the assl.mption of the (B)-(E) 七ype switch architecture. It is supposed that sing1e stage ATM 
swi tching fabric is used う so both sharing 七ype and separating type for the switching fabric are the 
sallC structure logically. For the sake of the simple description , we assume 七he shared type (B )-(E) 
8tructure. 
Table 2.2: Comparison of 七he Q-STM switch s七ructure.
In-out Switching 
Priority AT恥f Capacity 
module fabric 
control cell out.-port 
scale on ports delay for ATM 
A-D MXN Necessay ﾗ (L_l)*3 
A-E 
Non- ﾗ L 恥1X2N necessary 
B-D 2孔1XN Necessay 。 (L-l) 
B-E 2MX2N Non- 。 L necessary 
C-D MXN Necessay 。 (L-l) 
C-E MX2N Non- 。 L necess訂y
*1 *2 Non-
B-E 2(MXN) necessary 。 L 
M : Number of input links N: Number of output links 
L : Speed up ratio of sw. fabric to link capacity 
*1 Separation type of SW. fabric 
*2 ゆくN for each Q-STM and A TM 
*3 Number of ATM cells acceptable simultaneously 
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Cell Switching Mechanism 
Figure 2.17 shows the Q-STM switch architecture when the input 1110dule (B) , the ontput module 
(E ), and the shared switchillg fabric are used. ATM cells and Q-STM cels are separated at the input 
lllodn1e and exchanged independently through the switch. These cels are combined on the ontpnt link 
at the output 1l10dule. Thus, interaction between ATM cells and Q-STM cels is completely avoided. 
Incoming cels to the input module are divided in七o ATM cels and Q-STM ones by the separator. 
It is assumed that the classi五cation of the service class う i.e. the Q-STM class or the ATM class , is set 
fo1' each connection. Therefore, the discrimination of ceIls isexecuted based on the rou七ing bit in 七he
cel header such as a Virtual Channe1 Identi五er(VC1) or a Virtua1 Path 1denti五er(VP1). ATl¥t1 ceIls are 
ﾎnunediate1y inserted in t.he switching fabric and destined for the desired output port. On the other 
hand , Q-STM cels are queued into the synchronization buffer. Q-STM cells are de1ayed for a certain 
time at this synchronization FIFO. This FIFO is illtroduced to adjust the starting time of subframes 
fo1' al incoming links by means of addillg some synchronization de1ay, which is 五xed value for each 
input 11l0dule and 1es than one subframe length(see Figm'e 2.18). 
Q-STM cels estab1ished the sllbframe synchronization are stored in T-switch, fro11 which cells are 
read in the orde1' set at the cal se七up time. The reading order is described in the cel scheduling table 
and managed by a controller. This method su pposes the double buffer structure for T -swi tch う i.e.
double buffers are prepared for the time switching. Arriving cels are stored into one buffer while the 
stored cels are trallsmitted f1・omthe other buffer. The fUllctions of reading and writing are exchanged 
M 七he subframe boundaryう that is the switch 1(SW1) and SW2 in the figure shift at this boundary. 
The size of these buffers is equal to the subframe length, which is shorter than the one required by 
the stop-and-go queueing , i.e. the ful frame lellgth. 
The scale of the switching fabric is 2M x 2N , where M is the number of input links and N is the 
llumbcr of outpnt links. Two input ports are provided for each inpnt link and two ontpnt ports are 
given for each outpu七 link. The one is for ATM cels and the other is for Q-STM cells. By 111eans of 
the switching schedule for Q-STM cells, it is guaranteed that at most only one Q-STM cel can be 
t1'ansferred to a certain output port at a time. So most of single stage ATM switching fabrics , for 
Input module 
Figure 2.17: Q-STM switch arcl註tecture((B)-(E) type structure). 
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Figure 2.18: Delay to synchronize subframe. 
example the knockout switch [73 ], can be used for this fabric without a Q-STM cel colisiol at the 
outpnt port of 七he switching fabric. 
ATM cels switched to the desired output port are stored in the ATM buffer 、 and Q-STM cels 
are again entered to T-switch, since the TST structure is assumed. ATM cels are inser七ed in the 
cel position which has no Q-STM cel without considering if it is in the allocated slot fo1' Q-STM or 
not. So ATM cels can also use the vacant cel posi七ions caused by the fiuctuation of Q-STM rate 
Therefore , a statistical multiplexing gain can be obtained even in the reserved slots; this merit has 
110七 been derived from the STM network. 
2.4.4 Call Setup 
A new procedure of cal setnp is necessary for the Q-STM service class because time slots are allocated 
fo1' each Q-STM ca11. 1n this subsection , we emllnerate required conditions for the Q-STM cal setnp 
process a凶 desc山e one example of the call 則up proceeding. Then, some algorithms are proposed 
Required Conditions and Example of Call Setup Process 
The conditiollS wh兤h must be satisfied to accommodate a Q-STM call are listed ぉ foIlows.
• The number of s10ts alloca同d for a certa匤 Q-STM cal ins冝e a certaﾌll subframe position must 
be identical among the subframes 10ca七ed at the same position on the al passing links as shown 
匤 Figure 2.19. The reason is that 七he period of a time switch匤g is each sub仕組1e. Figur、e 2.19 
shows ね1 example when the number of subframes is 4, the nurnber of reserved slots for a certain 
Q-STM call(whose bandwidth is 22cellsj frαme) is 6,5,5,6 witllﾍn the 五rst ， second , third , a削n
fou1'、t七h subframe posiもion respectively. 
• To satisち， above condi七ion ， a centralizcd office which determines the number of allocated slots 
within each subframe position is needed. 
• After deciding 七he positions of reserved slots on each passing link , each ofic must decide an 
intra-rou te ‘ which is a 七imeswitchillg position on the switching fabric for each incoming-outgolllg 
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NO.l sub丘ame(6) NO.2 sub丘ame(5) NO.3 sqbframe(5) No.4 suþ丘ame(6)
Figllre 2.19: Restriction on 七!日 number of allocated slots in each subframe. 
slots pair. 
• Each 0白ce 1l1ust know the positions of allocated slots on the links of both sides in order to 
determille the intra-route. 
To clear the procedllre required for Q-STM cal setup う we show one example of the cal se七up
process. Here , it is supposed that the centralized 0伍ce ， which determines how ma11y slots allocate in 
each subframe position fo1' each call, is the end ofice connecting・ the sender terminal. 
(i) Decision of the passing route 
A route(virtual path) candidate be七ween source and destination is found by applyillg both the 
routing scheme and 七he connection admission control. If the candidate cal lot be fOU11d at a11 ，七his
cal is r吋 ected.
(i) Report of the number of empty slots in each subframe 
As illstrated in Figure 2.20(a) ，もhe intermediate offices(namely 七he offices excep七 for both end 
ones) report the llumber of empty slots in each subframe 01 the lower side link to the source end 
office( correspondillg to the cen七ralized ofice in this case). And the destillation end office reports the 
same kind of information on 七he destillation subscriber link, too. 
(ii) Recognition of the minimum number of empty slots for each subframe 
The SOllrcc elld office recogllizes the minimum number of empty slots in every subframe positioll by 
means of the empty slots information which covers al lilks on 七he rou七e . The source end 0血ce itself 
searches 七he information on the link be七ween the source end ofice and 七he next intermedia同 office.
The illfonuatioll on 0七her links is ob七 ained by (i). 
(iv) Determﾎnatﾎon of the number of allocated slots inside each sub仕ame
The source end office detennines how many slots are allocated to each subframe position in accorｭ
dance with PI・e-offered algorithm(defi.ned as Pmcessl) by means of the il1formation obtain吋 in (ii). 
And 七he resnlt is 1・eported to al relayed intermediate 0伍ces alld the destination end ofice. 
(v) Determination of the positions of allocated slots on each link 
As showll in Figllre 2.20 (b) , the source elld ofice and illtennediate 0伍ces determines the position 
of alocated slots on the lower side link, in accordance with pr・e-offered algorithm( defined as Process2) 
according to the information 0 btained in (iv). The destination end office determines the same kind 
of position on the destination subscriber link. If another cal is a.ccepted during above process ぅ the
source end office(recalling this is the centralized 0缶ce) uses wrollg information abou七 empty slots. So 
i七 is lleCeSsary to introduce some kind of an exclusive control. 
(vi) Cognition of the positions of allocated slots on upper side link 
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All offices except for the destination end ofice report the illformatio11 of the allocated slot. positions 
to the next lower side ofice. In this s七ep ， each ofice recognizes the positions of allocated slots 01 
upper side link as well as lower side one. 
(vi) Establishment of an intra-route inside each office 
Each 0伍ce determines an intra-route(the time position on S-switch) independently using the preｭ
o旺'ered algorithm( defined as Process3). This transaction does not. depend on and affect other offices ・
The source end office reports a completion of cal setup process to source terminals. at oncc this 
process has 五nished even if it has not received a fi.nish signal sent from other o:fices. 
Thc Q-STM method needs three a.lgorithms for the cal setup: the calculation of the nnmber of slots 
allocated within each subframe(Processl) , the allocation of time slots for each link(Process2). and the 
assignment of the intra-route of each llode(Process3) ・ The Q-STM method accommodates the ATM 
service class tra白c in addition to the Q-STM service class 011e , When we consider each cal setup 
algoritlulls , therefore , the influence on the QOS of the ATM service class must be considered. 
Before considering each cal setup process ぅ we roughly inves七igate the influence of the Q-STM slot. 
reservation pattern on 七he ATM class QOS. If each Q-STM cal is allocated time slots at the same 
intervals , the ATM class QOS will show the best performance. However , in order to make it possible , 
a special environment is to be assumed: (l)a hOlllogel1eOus Q-STM source is accollllllodated , (2)the 
11umber of allocated slots within one frame is the submultiple of the slots number within one fra111e , 
ald (3)the number of allocated slots within each subframe is the measure of the slots nllmber of the 
subframe. 
Therefore , we assume this special environment to show the general characteristics of the ATM class 
QOS to the Q-STM slot allocation pattern. The following three algorithms are investigated as the 
slots allocatioll pattern( containing the function of Processl and Process2). 
Report 
Search 
(a) Report of empty slots information 
Slots assignment 
(b) Decision of reservation slots in each subframe 
Figure 2.20: Call establishment process. 
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Figure 2.21: Q-STM slot reservation pattern. 
(Ql) As shown in Figure 2.21(a) , the subframe wl山h 10cates the earliest posi tion (the 1eft side in the 
figur・ e) is se1ected at 五1・st. Then, time slots a1'e allocated from the se1ected subframe as many as 
posib1e. If the numbe1' of availab1e slots within the subf1'ame is not enough , then the subframe 
which is inthe second ear1iest position is se1ected. The 七hird ， the fourth ， ・・・ subf1'amesare chosen 
in the s担ne manner. The slot position is randomly allocated within the selected subframe. As 
a 1' esu1七 、 allocat ed slots are centralized in the earlie1' part of the frame. 
(Q2) All reserved slots for one Q-STM cal are selected at continuous positions as shown in Figure 
2.21(b). The head position is randomly allocated within the integer mu1tiple posi七ions of the Qｭ
STM bandwidth. Allocated positions are spread within the frame. However , they are centralized 
in a ce1'七éÚn position from the viewpoint of one Q-STM cal. 
(Q3) As shown in Figure 2.21(c) , a1 slots fo1' 01e Q-STM ca1 are a110cated at the same interval. The 
phase is selected randomly. This is the ideal case. 
It is assumed that t.he number of input(or output) links is 8, the number of subframes is 11, the 
Q-STM balldwidth is 44slotsj frαme ， the load ratio of Q-STM and ATM is5 : 3, and the ATM buffe1' 
size in the output lllodule is 100. The cellleve1 simu1ator described in chapter 3 isused. 
Figure 2.22 shows the mean ATM ce1 intra-switch delay character泊tics for 七hetotalload(Q-STM and 
ATM). Q3 shows llluch better perfor・mance than 0もhe1' two allocation patte1'ns. Al七hough Q2 scatters 
Q-STM allocated slot positions wi七hin a fra111e , the reserved positions for one cal are centralized 
int.o a certain position. The performance of Q2 is w01'se than Q3 , so it is important to decent1'alize 
slots allocated for one Q-STM ca11. The 1'emained pa1't of this subsection investigates th1'ee p1'ocesses 
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Figure 2.22: QOS of the ATM service class for various Q-STM slot reservation patterns. 
considering this result. 
Calculation of Allocated Slots Number within each Subframe(Processl) 
The sende1' end 0血ce(the cent1'alized node) dete1'mines the number of slots a110cated fo1' each subf1'ame 
positioll from the information of the empty slots numbe1' fo1' each subf1'ame and each pasing link. For 
Processl , following three conditions should be conside1'ed. 
(1) The maximulll llumber of slots which can be allocated within subf1'ame j ， ωαil (j ), is equal to
もhe minimum number of empty slots within the subframe j through al passing links. This is 
1'epresented as follows , 
αvαil (j) = minl三i '5: h {emp( i , j)} (2.4) 
He1'e ぅ h is the number of passing links ぅ eη?'p ( i ， j) is the numbe1' of empty slots within subframe 
J 011 七he passing link i. 
(2) The imbalance of number of slots within a subframe rese1'ved for Q-STM cals degrades the 
cal blocking probability of 七he Q-STM service class and the QOS of the ATM service clas. 
Therefore , i七 is desi1'able to balance the load of the accommodated Q-STM service class among 
subframes. 
(3) For each Q-STM ca11, it is upe1'ior idea もo decide the number of allocated slots fo1' each subframe 
as equally as possible. This is because that the bu1'stiness of the tra伍c stream is moderated if
a VBR sou1'ce is accommodated as a Q-STM call. 
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The 01e straightforward algor?hm is a random selection, i.e. the subframe in which one slot is 
assigned is selected randomly among a1 subframe positions wh?h have some empty slots; and the 
se1ection is repeaもed for rcquired number. This random algori七hm is named as a RαηDom-l (RD-l) 
for the sake of convenience. Moreover, we llewly show another algorithm which has the possibilｭ
ity to satisfy above requirell1ents in active manner. This algor?hm is called a 5u,bframe Loαdαηd 
Allocαted slot locαt-ion Decentrαhzαtion(5LAD) ， and basically corresponds to allocate a s10t to the 
subframe position which has bigger αvαil (j) than others , one by one. Let λ;J denote the N umber of 
Subframes(NS) ， ω (j) the number of s10ts allocated within subframe j う andωthe balldwidth of Q-STM 
call(slotj frame)(ω=2ン(j)). Next , we show 山 process of SLAD 
(SLAD-i) Calculatioll ofαvαil(j) from emp('i,j) 
(SLAD-ii) Sorting ofαvαμ (j) in bigger order 
(βSLAD-寸iii) Denotü刊1屯gk= ω 一 lx最7J x M (lいユ叫;J i凶s a biggest i瓜e句ger whi司ich i泊s n∞O叫t in e位xcess of x刈) a加n
sett?g ω(りj) ニ l1最す J + 1刊(f白or k subf仕rames f:企'rom the biggest α1り1αt“l(ωj)η) う ω(ωωjρ) = lx最?J (fo1' other・
subframes) 
(SLAD-iv) Blocki時 a call when there ? (or are) one or 110re subframes which is (or a1モ)αvαil (j) < 
ω (j) 
Figure 2.23 depicts the example when h = 3, M = 4 ， ω= 10. The numbers shown in subframes 
represcnt the number of empty slots. SLAD satisfies the condition(3) , since the difference of ω (j) 
れmOllg subframes fo1' one Q-STM cal is les than or equal to one. The condition(2) is a1so 五lled by 
mealls of se1ecting the subfr・all1e which has a bigger αv αil (j) to the one allocated one lllore slots. The 
eficiency of this algo1'ithm is evaluated in sectioll 3.3.1. 
Allocation of Time Slots for each Link(Process2) 
Afte1' beillg detennilled the alloca七ed slo七s number fo1' each subframe position, each passing node 
reserves t?e s10ts on the lower side link. 羽W匂e lllUωst c∞onsi凶de町r the s?uat?n tha叫，ゐt the pμlur乱叫a1 s10ts are 
allocated wi比t叫凶hin a subf台raね加mefor one Q-STM call. The litera 七ure [98] investigated plural slots allocation 
considering the accommodation of aηx 64kbps cal on the STM network. Assuming the sir唱le buffer 
structm・e ， it considered the way of keeping TSS1 and evaluated only the cal b10cking probability. 
Subframe 
availU) = { 4, 5, 6, 4 } 
For ω= 10 ω(j ) = { 2, 3, 3, 2 } 
Figure 2.23: Example of SLAD. 
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011 thc othe1' hand , the ATM service class which is trallsmitted withollt a time frame concept is 
lllultiplexed in 七he Q-STM ll1ethod. TherefoI玖 it is necessary to conside1' the QOS of the ATM service 
class when the way of slot allocat?n ?s investigated. Following should be considercd fo1' Process2 
(1) Decentralization of 七ime slot positions allocated fo1'・ one Q-STM cal within a subf1'ame 
(2) Scattering time s10t positions alloca七ed for whole Q-STM service class within a subframc 
When sou1'ces accommodated in the Q-STM se1'vice class send cels at the a1most same int.erval. the 
requirement.(l) can be neglected. However , algorithm which satisfies i七em(l) will satisfy item(2). too. 
Thus , we have only to consider the requirement( 1). 
A randolll allocation is a1so the candidate for Process2, we name this algoritlull as a RαηDom-2(RD-
2). Ideallyぅ iftime s10ts are allocated for a certain Q-STM cal at 七he same interval , the requirement(l) 
wil be 1ll0st satis五ed. However , it is di伍cult to allocate time slots in such a way when heterogeneous 
Q-STM calls are accommodated because each Q-STM cal requires a different slot interval. He1'e, the 
algor・ithm which we call a 5tαndαrd 1ntervαl(51) is newly considered. 
SI regards the ideal identical interval as a standard interval. As a matter of fac七、 the ideal identical 
interval can be realized only whenω (j ) is a measu1'e of the number of s10ts within a snbframe. H. 
Therefore, we use a t.ab1e , intr(i , m) , which keeps information about standard intervals. When the 
standard posi七ion has already allocated for other Q-STM call, time slots around the position are 
searched. 1n advallc民 it is necessary to define the standard interval. intr(i , m) , m = 1 ， 2 ，・. 1 i , whcre 
-i is the llulllber of slots allocated in 七he s山frame j , ?e. i =ω(j). When J,; = H - l千 J x i, we definc 
fo1' i > 1 
(A)iηt'l' ('i ， m) = l子 J + 1 for k's, 
(B)i州、 (i ， m)=l子J for (i -k)'s 
k positions which corresponds to (A) are selec七ed random1y. There is no need to define int1、 (i .m) fOl・
i = l.Next , the process of SI is shown. 
(SI-i) Setting 1 = O(l is the llumber of slots wh?h have been already assigned for the tagged cal) 
(SI-ii) Selecting 011e time slot position froll subframe j randomly and setting s asthe selected position 
(SI-iii) When the s10七 s is empt)ヘ allocatiロg the positionωd going to (S1-vii) , in other case , i.e. 
when the slot s has already allocated, setting d = s, u = s 
(SI-iv) Setti時 d = d -1 (when d = -1 , setti時 d = H -1) , then if 七he slot d isempty. allocati時 the
slot and going to (S1-vii) 
(SI-v) Se七ting 'I.L = 'I.L + l(when u ニ H ， setting 'I.L = 0) ぅ then if the s10t 'lL is empty, allocating 七he slot 
and going to (SI-vii) 
(SI-vi) Repeating (SI-iv) and (S1-v) until an empty slot is found 
(SI-vii) Setting 1 = 1 + 1, then if 1 < ω (j) ， setting s = s + intr(ω (j) ， l)(ifs 三 H ‘ setting s = s -H) 
and going to (S1-iii) , in other case , i.e. 1 = ω (j) ， finishing this algorithm 
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By Processl. it is guaranteed that there is 1110re than 01' equal toω (J") empty time slots in the subframe 
j , thus this algorithm surely stops after selectingω (j) slots. Figure 2.24 shows 七he example when 
H = 16 ， ω (j) = 3, iηt1'( 3 ， 1) = 5, intT(3 ,2) = 6, 'Íηt'l' (3 ， 3) = 5. By applying this algorithm fo1' 
each M subfl'ame. al required time slots a1'e allocated. The efficiency of 七his algoritlull is evaluated 
in section 3.3.2. 
Assignment of Intra-Route(Process3) 
1n this thesis ヲ the input lllodule (B) is assumed in order to explain the cel switching mechanism and 
evall1ate some performances in the next chapter. Because the intra-route of Q-STM cels is completely 
separated froll that of ATM cels. Thus , it is not necessary to consider the QOS of the ATM service 
class. The time position llUst be identical for both input and output sides , so a complex algorithm 
should be avoided. The1'efore , we suppose a random algo1'ithm fo1' Process3. 
It isassumed 七hat the table registering the intra-1'oute index which can be selected is used う in order 
t.o simplify the algorithm. After one available illtra-route index is selected, the last available illdex in 
the table is moved to the selected position. The available intra-route is different for each combination 
of an input and ou七pu七 link ， so the index table is necessary for each pair. Now, let consider the number 
of tables required to be revised when a new int1'a-route between the input link X and the output link 
Y is assigned. 1n this tilll民 it affects the tables whose input link x and output link y are 
• 1 ~ x ~ Xmαx ， X 手 Xαηdy=Yぅ or
-ぉ = X and 1 三 u 三 Y;nax 、 古手 Y 、
where Xm α.r is the nUlllber of input links and l'うnax is the number of output li出s. Therefore , the total 
munbcr of revised tables is Xmαx + Y;nαx -2. Next , we show a random algorithm which can be applied 
to Process3, named as an Accordance-Type Rαndom(ATR). Let emp(x ,y , j ,z) denote the available 
intra-route table where the input link is x , the output link is y , the subframe position is j , and z is
the address in the table. ATR consists of two algorithms , the assignment of an intra-route(selecting 
one route from the table and the modification of that table) and the ll10di五cation of other affected 
tables. 
Subframe 
千 Alrea似10すed slot 千
| | 開 I I I I I膨 I I 閥 I I 
|仁↑ブ↑|
intr (3 ,2) intr (3 ,1) 
H = 16ω(j ) = 3 
intr (3 , 1) = 5 intr (3 , 2) = 6 intr (3 , 3) = 5 
Figure 2.24: Example of S1. 
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First 、 we describe the ATR process except fo1' the modificaLion of other X，η ロ :1'+ Y;?lO :t・ - 2 tables. 
(ATR・I・ i) Setti時 Z 0 (Zis the nUlllber of intra-工oute which have been already assig凹d fo1' the 
tagged call) 
(ATR-l-ii) Selecting one i凶ra-route among emp( X , Y, j , z) randomly 
(ATR・ l-iii) Modifyil1g the table emp(X. Y, j 、 z)(moving the last element to the sclected positio吋
(ATR・ l-iv) Making a time table in the i叩川 a吋 output lllodule 叩spectivel.)ヘ usi時 the obtained 
intra-route index and the time slot POSitiOll on both links 
(ATR・ 1-v) Increme凶 l by one; if l < ω (j) then going to (ATR-1-ii) , otherwise 五nishi時七hisalgori thm 
Applying this algorithm for M subfrallles ヲ ATR completes the establislunent. of al required intraｭ
routes. 
Next 、 the modifica七ionprocess for other Xmαz十Ymω -2 tables affec七edby the intra-route ass刕nment 
is explained(the process for the subframe j isshown as an example) 
(ATR・2・ i) Setting Z = 0 
(ATR・2・ ii) Elimillating the element k( assuming that the illdex of the Zth intra-route is !,;) froll the 
table emp(x , y , j , z) 
(ATR・2・ iii) Increasing l by one; ifl < ω (j) もhengoing to (ATR-2-ii) ぅ otherwise finishing 七his process 
Applying this algorithm for each subframe and each combination x ぅ y sa七isfying above conditiolls , 
the lllodification process is completed. Though ATR needs plenty of memory, no accordallce proｭ
cess between input 但.ld output 1l10dules is necessary at the cal setup tillle , i.e. the accordance 
process(lllodification of the in七ra-route t.able) can be perfonned after the cal setup procedure finishes. 
2.5 Conclusion 
1n this chapter , the QOS control required for isochronous services was described and three maill 
techniques , the delay jitter absorption in AAL 1, the buffer priority control , and the stop-and-go 
queueing, were illvestigated. The time slot allocation on the ATM network is one of 七he 11l0st efficienも
method to guarantee the QOS of isochronous services. We proposed a virtual STM transmisslOn on 
the ATM network , named as Q-STM method 
Q-STM introduces two new concepts into the ATM networks; three layered frame structure and 
tille slot reservation. The frame structure of Q-STM consists of "frame" , "sω'frame" , and "slot吋. The 
frame is a period of balldwidth allocation like the STM network or the stop-and-go queuing. However, 
the subframe is a new concept that a unit of time switching at intermediate switching nodes. By 
illtroducing the subframe, the delay due to time switching is extraordinary reduced withou七 losing the 
fiexibility of balldwidth allocation ・ By reserving time slots for each Q-STM call, three notable merits 
are obtailled. First , the cellloss at outpu七 ports of the ATM switching fabric due to a cel collision is 
prevellted perfectly even if any single s七age ATM switching fabric is used. Second , by allocating time 
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slots in scattcred position over the frame , the burstness of Q-STM calls can be moderated. So the 
degradation of the ATM service class QOS can be moderated. And third, no cel delay jitter il the 
network can be easi1y achieved. 
We also have showed a new switching architecture which is ab1e to swi七ch both Q-STM cels alld 
ATM cels sinm1taneous1y. Moreover , we have collected the conditions which are demanded by the 
cal setup procedure , and suggested one 1'ealizatioll. The Q-STM call setup process is orgallized 
by t.hree p1'ocesses , the calculatioll of the llumbe1' of slots allocated fo1' each subframe(Process 1). 
the slots 1'eservation on each passing link( Process2) , alld the assigllll1ent of the intra-route of the 
switch(Process3). The SLAD algorithll1 was cOllsidered fo1' Processl , SI for Process2ぅ and ATR for 
Process31'espectively. 
The quantitative evaluations fo1' each cal setup a1gorithm alld the investigation of the most efficient 
number of subframes are treated in chapter 3. The QOS of the ATM service class alld the additiona1 
call setup til11e for the Q-STM cal are also evaluated in ?xt chapter. 
Chapter 3 
Perforrnance Evaluation of Q-STM 
Method 
3.1 Introduction 
In the previous chapter, we p1'oposed the Q-STM ll1ethod which aillS for the realization of cel 10ss 
fre and de1ay jitter free transmission on the ATM network by allocating time slo七s for each call. 1n 
this chap七er ， (1)design issues of the Q-STM method are solved, then (II)an avai1abi1ity of this method 
are evaluated and clarified. 
The Q-STM method has two design issues: (l)what Q-STM cal setup algorithms 紅e efficient and 
(2)how many sulコframes show the best performance. 
Because the Q-STM method allocates time slots for each call, some researches for cal setup schellles 
on the STM network serve as good refe1'ences. 1n the STM network, objects of performance eva1uation 
fo1' cal setup a1gorithms have been a cal b10cking probability and a number of processing steps [9]. 
As lllentioned in chapter 2, the Q-STM cal setup procedure consists of three p1'ocesses: Process1 is 
the ca1cu1ation of the number of slots allocated withill each subframe position, Process2 is the slots 
reservatioll withill each subframe on 1inks, and Process3 is the assignmen七 of int1'a-routes il passing 
nodes. Since the Q-STM cal blocking can happen at Processl , we must evaluate the cal blocking 
probability fo1' this process. However, this evaluation is not enough because the Q-STM network 
accommodates the ATM service class as well as the Q-STM service class. Since cal setup algorithms 
affect the ATM class QOS , we must investigate this quality for both Processl and Process2. Process3, 
i.e. the ATR algo1'ithm, is not evaluated because it gives no influence for any qualities il the assumed 
swi tch arch?tectur・e.
1n order 七o clarify the efficient algorithm of Processl , SLAD and RD-l algo1'?hms are compared 
for both qualities(the Q-STM cal blockillg probab?ity and the ATM class QOS). The S1 and RD・
2 algorithms are also compared for the latter quality(七he ATM class QOS) to obta? the available 
algorithm for Process2. The resu1ts are that SLAD and RD-2 is more e伍cient for each process. 
The time frame concept of the Q-STM me七hod consists of 七h1'ee layers , the frame , the subframe, and 
the slot. Though both the frame 1ength alld slot size have been already determined in the previous 
chapter. the subframe 1ength(or Number of Subframes(NS) within one frame) has not been given. The 
subframe length affects three qualities, the Q-STM cel end-to-end delay, the Q-STM cal blocking 
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probabili句ヘ andthe QOS of the ATM service class. The Q-STM ceIl delay decreases with the increlllent 
of NS. The llore NS is, the worse the Q-STM cal blocking probability sellS to becoll1e. Byevaluating 
these three qualities fo1' various NS , we roughly obtain the 110st efficient NS , as aroulld 100, in the 
assumed environment. 
In gelleral. comlllunication qualities cOllsist of five e1ements : 七he information error (or 10ss) ratio 、
t.he 11ea1 transmission delayう the transmission delay jitterう the caIl blocking probabilityう alld the cal 
setup time. The for111er three quali七ies are categorized as QOS melltioned before. 1n order to clarify 
the availability of the Q-STM method , al five qualities should be evaluated for each Q-ST:NI alld ATM 
service c1as. 
The QOS of the Q-STM se1'vice class is guaranteed, hellce we have on1y to investigate the cal1 
blockillg probability and the cal setup time for the Q-STM service class. On the other hand ぅ the
Q-STM lllechanisll1 gives no influence on these call1evel qualities fo1' the ATM service class. We can 
easily 1'efiect the influence of the Q-STM tra伍c load to the cal setup of the ATM service class by 
lleans of subtracting the Q-STM load f1'oll a link capacity. The1'efore , we have only to evaluate QOS 
fo1' the ATM service class. The Q-STM cal blockillg probability is evaluated in the section studying 
the most efficient number of subfrall1es. Consequently, the ATM class QOS and the Q-STM cal setup 
time are matters of concern. 
The ATM service class of this method corresponds to a 10w priority class. 1n genera1 , a PI叩rity
co凶1'01 deg日des the QOS of a low priority class by imp1'ovi月 the QOS of a high p1'iority class [35]. We 
compare the QOS of the ATM service class with that of the low priority class on a Nested .Th1'eshold 
Cell Disca1'dillg with Multiple Buffers(NTCD-MB) ll1ethod [3]. The numbe1' of p1'iority classes in 
isoch1'ollous services is assumed to be one , so this buffer priority control corresponds to the absolute 
p1'iori ty scheme [78 , 79]. 1t is clarified 七hat the deg1'adation of the ATM class QOS is much smaller 
than the low priori七y class QOS of the absolute p1'iority scheme. 
We analyze the additional cal setup time caused by illtroducing the Q-STM method; i.e. the 
processing time of SLAD , RD-2 , and ATR. Each algorithm is fully defined to a machine cycle step 
1evel and 1'equired steps are calculated. It is obtained that the additional cal setup time is negligible. 
As a result , the availability of the Q-STM me七hod is clarified 
3.2 Simulation Model Formulation 
Except the investigation of the Q-STM call setup time, we evaluate al qualities by computer simulaｭ
tiOlS. At fir・ st ， the simulation ll10dels are described. 
3.2.1 Source Model 
[Q-STM Service C~ass] 
If a 64kbps voice source, whose bandwidth is 0ηe cell/frαme ， is used, it is diffic叫七七o eva1uate the 
efficiency of cal setup algorithms. Therefore, the CBR movi時 picture(IndianaJones 2 of [G4]) source 
is assumed. The rate is 6.4Mbps which corresponds to 90 cellj frαme for 6ms Q-STM frame. Hence, 
each Q-STM cal is allocated 90 time slots within a frame. The sustainillg time of each Q-STM cal 
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Figure 3.1: IPP l1l0del. 
obeys the exponelltial distributioll whose average is 7200ム and the phase of CBR isdecided randomly 
fo1' each SOl1rce and each Q-STM frame. 
[ATM Service Class] 
An 1nten・upted POiSSOll Process(IPP) is assullled as the trafic source mode1 of data cOlllmunication. 
Each source repea七S 七wo states, ON period and OFF period, as shown in Figure 3.1. The sustaining 
time of each state obeys the exponential distribution. During ON period , cels arrive as the form of 
the POiSSOll process. This ll10del can represent the burstiness of error-free trafic. The average arrival 
rate during ON pe1'iod is assumed to be 10Mbps(141.5 cellj fr・ αme) as the transmissioll rate of the 
Ethe1'let. We can set any value for the other two IPP parameters: the average rate and thc avcrage 
period. Here , it is assumed that the average rate is 6.4Mbps(90 cel j frαme) which is identical wi七h
the Q-STM source う and the average period is 33.3ms. The ra七io of the period 1ength between ON and 
OFF is 16 : 9.
3.2.2 Simulation Model 
Computer simulations managed in this chapter 紅e classified into two models, (l)the cal level one 
which mainly invesもigates 七he Q-STM cal blocking probability and (2)the celllevel one which mainly 
investigates the QOS of the ATM service class. Ncxt , these simulation models are described. 
[Call Level Simulation] 
Mally number of connections are multiplexed into one link in the actual netwo1'k. As a consequence, 
the size of the simulation becomes huge if we try to emulate this kind of lletwork faithfully. Itfollows 
frOll this that a simple model depicted in Figure 3.2 is assumed. This model generates Q-STM calls 
according to the Poisson distribution whose average is NλEach Q-STM cal selects one link from 
N for each step. All Q-STM calls pass identical number of links, (. As a result ぅ each link is offcred 
the identical load 入， so this is the approximated model whell the lletwork load is uniform. Now , the 
ATM service class is no七 considered because the trafE.c of this class offers no effect to the Q-STM cal 
blocking p1'obability. 
The Q-STM me七hod applies the TST strucもurefor the time switch architecture as mentioned before , 
so もhe1'eis a possibility of an intra-blocking at the cal setup. The intra-blocking brings a cal blocking 
evel when there are ellough empty slots on every passing lilks. In this simulatioll model, it is assullled 
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Figure 3.2: Call1evel simulation model. 
that the illtra-blocking is perfectly avoided by l1leallS of increasing the degree of lllultiplexing on the 
space SWl七ch as described in section 2.4.3. 
[Cell Level Simulation] 
Figure 3.3 shows the simulation model. The switch architecture is based on the (B)ー (E) 七ype and 
shared switching fabric described in sectioll 2.4.3. The simulator has to produce cel stream arriving 
to the switch in order to simulate the action of cels illside the switch. The comparison lllodels in 
section 3.4.1 are the Q-STM method，七he absolute buffer priorityう乱nd a norl1lal ATM. Hence , preｭ
offered 1ll0dule is attached for each model as shown in Figure 3.3(a)-(c). 
1n the Q-STM method, time slots 七hat each Q-STM cal is permitted to transmit its cells are 五xed
for each cal. As mentioned before う the Q-STM traffic is assullled to be CBR, so the bandwidth of 
cach Q-STM cal is allocated based on 七he average rate. As a result , Q-STM cells are inserted in al 
reserved slots in the pr予offered module. A single buffer is provided for ATM traffic , and each ATM 
cel is inserted into lloll-allocated slots as shown in Figure 3.3( a). When pluralnumbel' of cels arrive 
at 七he pl'・e-offered 1ll0dule simultaneously, the connec七ion which has the smaller identified number is 
served faster. 
1n the case of the buffer priority scheme, one buffer is given for each priority class in the pre-offered 
lllod叫e as shown in Figure 3.3(b). Low priority cels are served 0叫y when there is no high priority 
cels. On the other hand , one common F1FO is provided for 七he norl1lal ATM as shown in Figure 
3.3(c). All cels of both kinds of sources are stored in the same manner. 
By 七he way, we apply a momentary slot alloca七ion state of 七he cal level simulator to a condition 
of reserved slots in this simulator. This condition of the allocated slots pattern is not changed during 
the celllevel sil1lulation. We apply 120 patterns and adopt mean value as the characteristics. 
[Simulation Parameters] 
It is assumed that the link capacity is 156Mbps , the fl'ame length is 6ms(2200 slots) , the llumber 
of illput(or output) links is 4, and the number of passing nodes is 3(七his is applied fo1' the call level 
simulation). The size of the ATM buffer offered in the output module is 10000cells , alld the load ratio 
between the Q-STM and the ATM is1 : l(these are applied for 七he celllevel simulatioll). Because the 
ATM n (IPP) 
Priority 
(a) Pre-offered module for Q-STM 
High priority cal 1 (CBR) ....._吋、
High priority cal 2 (CBR) --斗玄
High priority'call m (CBR) --1 ' 
Input link 
High priority. cal 1 (CBR) ____ 会 -E ・・・ l
High prio刈， 'callm (CBR)一歩 1 1 1 111 
a1 (1PP) ーヲ 1 I I I LJI Input li出
(c) Pre-offered module for N ormal 
通，
Output link 
(d) Module construct1on 
Figure 3.3: Celllevel simulation model. 
avera.ge rate of the Q-STM source and the ATM source is identical，もhe number of Q-STM sources 
multiplexed on 01e link is equal to that of ATM sources. 
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Design Issues 3.3 
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1n this section , the bes七 e伍cient (l)algorithms fo1' Processl and Process2 of the Q-STM cal setup and 
(2)number of subframes are clarified for the Q-STM design issues. 
Algorithms of Slot Distribution among Subframe 
1n order to clarify the efficient algorithm of Processl , we compare SLAD and RD-l. 
both the Q-STM cal blocking probability and the QOS of the ATM service class , so these two qualities 
are evaluated. RD-2 and ATR isused fo1' Process2 and Process31'espectively. 
Processl a:宜ects
3.3.1 
[Q-STM Call Blocking Probability] 
NS : Number of Subframes 
0.90 
Figu1'e 3.5: Characteristic of the mean ATM cel switchi時 delay [Process1] 
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The call1evel simulato1' is used 七o investigate the Q-STM cal blocking p1'obabili勺r. The cha1'acteristics 
against the Q-STM load is shown in Figure 3.4, when NS is 10 01' 440. SLAD shows better characｭ
teristics than RD・ 1 for both NS=10 and NS=440. F\uthermore , the difference is small when NS=lO , 
On the other hand, it is large when NS=440. The reason is as follows. SLAD tries to equalize the 
number of allocated slots within each subf1'ame. Although RD-l also balances the subframe load on 
an average, there is some variance on the balance. 1n the case of large NS , も山hi出s means 七he size of the 
S凱叩u巾bfr乱加a加me i均s s白lllal日]ヲ the i山nfluence of t山hi泊s i出mba叫la倒nce to the cha紅，racωte白l'泊七ticωs becomes ser、ious. As a result, 
the superiority of SLAD to RD-1 becomes remarkable in that region. 
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Figure 3.6: Distribution of the ATM cel switching delay [Processl] ・
Figure 3.4: Characteristic of the Q-STM cal blocki時 probability [Processl]. 
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[ATM Service Class QOS] 
We evaluate the 111ean cel intra-switch delay as the represen七ation of QOS(this assumption is applied 
fo1' whole pa1't of this chapter). The cell1eve1 simu1ator which cOllsists of Figure 3.3(a) and (d) is used 
fo1' 120 Q-STM slo七s reservation patterns produced by the call1eve1 simulator. Figure 3.5 depicts the 
characteristics when NS=10 and NS=440. The horizonta1 axis is the total1oad(Q-STM and ATM). 
SLAD shows better perfonnance than RD-1 for both NS=10 and NS=440. The difference becomes 
bigger when NS is large. This is the same tendency as the case of the Q-STM call blocking・ probabili t.y.
Howcver 、 the difference is lit t1e う i.e. RD-1 can achieve al1110s七 the same perfonnance as SLAD on an 
avcrage. Therefore , we show the distribution of the quali七y next. 
Figure 3.6 presents the distribution of the cell intra-switch de1ay of the ATM service c1ass for 120 
evaluated slots patterlls. It is assumed that NS=10 alld the totalload is 0.811. The characteristics of 
RD-1 have more wide distribution than those of SLAD. This result clari五es that SLAD can balance 
the load of subframes stably and , on the other hand う RD-1 can not give a stable load balanced status. 
Fì・om above consideration, SLAD is the e白cient a1gorithm for Processl. SLAD can decrease the 
Q-STM call blocking probability even whell NS is large alld offer the stable QOS of the ATM service 
class. Hereafter, we decide to use SLAD as Processl for other evaluatiolls. 
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3.3.2 Algorithms of Slot Arrangement in Subframe 
Compal・ing S1 and RD-2. we clarify the efficient algorithm for Process2. Process2 affects the QOS 
of the ATM service class , so the mean cell intra-switch delay of the ATM service class is evaluat.ed. 
SLAD and ATR is used [or PTOcessl and Process3 respect.ively. 
Figure 3.7 shows the characteristics against the total load when NS=10 and NS=440. Thc case 
of NS=440 of S1 is worse than other three cases. The reason is considered as follows. When the 
subf1'ame length is sma11, the standard posiもions tend to collide and make stripes in S1. So the Qｭ
STM tra缶c tellds 七o make a small burst within a subframe, alld the QOS of the ATM service class 
degrades. 1n other words , S1 does not work wel when NS is large. On the other・ hand ， RD-2 shows 
good perfonnallce over any NS. Consequentlyぅ RD-2 is desirab1e as Process2. This algorithm has a 
merit of a simplici句r， too. Hereafter, we use RD-2 as Process2. 
3.3.3 N umber of Subframes 
NS can be set any divisor of the number of slots within one frame (if 七he link capacity is 156Mbps う
はlÌs is 2200). NS affects three qualities: (A)the Q-STM cel end-to-end delay, (B)the Q-STM call 
blocking pl'・obabilityぅ 乱nd (C)the QOS of the ATM service class. 1n order to obtain the index of the 
most efficient NS , it is necessary to eva1uate these three qualities for NS. By compu七er simulationi 
using SLAD. RD-2 ぅ and ATR , (B) and (C) are investigated. To research the charac七eristics of (A) 
simple algebraic fonnulas are derived. 
[Q-STM Cell End-to・end Delay] 
The end-to-end cell delay of Q-STM service class is made up of two parts: the f?st portion is indepenｭ
dent on the subframe leng七h ， such as a propagation de1ayぅ 乱.nd the second one is in proportion to the 
subframe length , such as an intra-switch delay. Here , let ~(bits) represent 七he length of the subframe 
and C(bps) denote the transmission rate of a link. And it is assumed that the number of intermediate 
1l0des is rep1'esented by η ， the distance between nodes by L(m) , the optical propagation velocity in a 
fiber by 入 (rn/s) , the delay at a pair of transmission devices , which are arranged at both end sides of 
link, by 7(S) , and the end-to-end de1ay denoted by D(s). We have 
D = (η+ 1) x {(delay αt trαnsmission devices) 
+ (pγ印opαgαt“ωiω0"ηÌ， delαy be i'l附L
+ η x {れ(delα y fo γ t“ime s ωωi付tcl山山7吋) 
+ (syηchTonizαtiοη delαy) } (3.1) 
And as the syn山
L ¥ . . E, ./ T"¥ ./ (__ , l' (_ I L ¥ I '2~ ~ (η+ 1)(7 +ヌ) + 2n ~ :; D :;(η+ 1)(7 +ヌ) + 3n ? (3.2) 
Therefore, the largest value of D , which is represented as Dmax , is 
L ¥ . . E, 
Dmax = (η+ 1)(7 +一)+3η- . 入 C
(3.3) 
Using the ca.llleve1 Silllula.tor, we eva.1ua.te the Q-STM ca.l blocking probability when the Q-STM loa.d 
is 0.6 a.nd 0.7. The numerica.l resu1t is a1so depicted in Figure 3.8. When NS is between one to a.round 
100, we ca.n hard1y see a.ny change for the cha.racteristics. When NS exceeds around 100 う they become 
worse ra.pidly with NS grows. 
This ca.n be understood in the following way. If lllore than 01' equal to one subframe among a1 
sl1bf1'ames loca.ting at the same position on a.1 pa.ssing links has no empty slot , no 1ll0re slots ca.n be 
a.loca.ted in this subframe position(here ぅ this sta.te is described a.s a."coηgestìon stαte竹) . When the 
nl1mber of slots within one subframe is extremely few , i.e. NS is very la.rge , the number of subfrallles 
becollling the congest-ion stαte increa.ses. As a.resu1t , the number of subfra.mes in which anymore slots 
ca.n not be reserved grows a.nd the Q-STM ca.l blocking probabili句T degra.des rapidly. The conclusion 
of t.his eva.luation is that the efficient NS is one to around 100 as fa.r as 七he Q-STM c鵈l blocking 
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Chapter 3. Performance Evaluation of Q-STM MetlJOd 
The numerical resul七 of Dmax is shown in Figure 3.8 when 
C = 1.5 x 108bps. n = 3.T = 1.5 x 10-3 s , L = 4.0 x 104m，入= 2.0 x 108m! s 
Thc horizonta.1 a.xis is NS a.nd the figur・ e a1so conta.ins other cha.ra.cterist.ics expla.ined la.ter. Beca.use 
the horizonta.l a.xis is p10tted in a logarithmic sca.1e , an inverse proportioll curve shifted in the direction 
of the vcrtical a.xis is obta.ined. 1n consequencc, when NS is few , the chara.cteristics improves draｭ
ma.tica.ly with the increment of NS. After NS exceeds about 100, however，七he improvement is slight. 
1n conclusion. around 50 to 2200 is efficient as NS froll the viewpoint of the Q-STM cel end-to-end 
dela.y. 
[Q-STM Call Blocking Probability] 
50 
0.0 
Figure 3.8: Cha.racteristic of thr・ee qualities for the number of subframes. 
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work well when the 1ength of the subf1'ame is a.1'ound one. 1n othe1' words , the probability tha.t SLAD 
se1ects the subf1'ame, offered higher load than other subframes, to the position in which one m01'e slot 
is allocated(refer 2.4.4). As a resu1t , the QOS of the ATM service class degrades wi七h NS increases 
in the second region. We can conclude that the efficient NS is around 100 in case of the ATM class 
Now , we summarize the results about NS. The e伍cient NS is , around 50 to 2200 for (A)the Q-STM 
cel end-七o-end delay, one to around 100 for (B)the Q-STM cal blocking probabi1ity, and aroulld 
100 for (C)the ATM se1'vice class QOS. Thus, the 1110S七 efficient NS is about 100 in the assumed 
1n o1'der to clarify the availability of the Q-STM methodヲ we evaluate (l)the QOS of the ATM service 
class and (2) the addi七ional cal setup time caused by introducing the Q-STM method 
Evaluation of A vailability 
environment. Hereafter, we set NS as 100. 
QOS 
3.4 
probability is concerned. 
[ATM Service Class QOS] 
Applying 120 Q-STM slots allocation pat七e1'n8 produced by the cal leve1 s?ulator to the cel 1evel 
simula.tor(combinatioll of Figure 3.3(a.) a.nd (d)) , we evaluate the mean ATM cel in七ra.-8witch delay. 
Figure 3.8 a180 shows the characteristics when the tota110ad i8 0.738 and 0.811. Two regions can be 
seen , one is where NS is small(from one to around 100) and the other is where NS is la.rge(from around 
100 to 2200). 1n the former region , the qualities improves with NS increases. On the other hand, they 
degra.de as NS grows in the la.tter region. 
This can be ullderstood from the next 1'ea80n8. The 8maller NS is , the more Process2 become8 
So Process2 lllainly dominates the QOS of the ATM 
SLAD tries to ba.1a.nce the loa.d of subfra.me8 positively a.nd , on the 
other hand, RD-2 has some variation for 七he stability. Therefo1'e, the lllore Processl(SLAD) becollles 
dOlllinallt in comparison with Process2(RD-2) , the better the QOS of the ATM service clas.s becomes 
This means that we can see ?provement of QOS with increasing NS(shortening the length of the 
subframe). This effect ca.n be seen strongly in the region where Process2 is a domina.nt factor , so 
a.bove tendency is seen in the first area. However, when NS approacheωS 七th児ema幻ll1um numbe町r "220∞0 
t吐h児e e 宜ect(SLAD bec∞011188 d01l1廿inar口lt factor c∞ompa却紅.red wi比th RD-2幻) bec∞omes negligible. 1n the second 
region , the imbalance of 8ubframe load becomes large. This is caused by the fact that SLAD does not 
a. dominant fa.ctor compared with Processl. 
service class in the 五r8t area. 
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3.4.1 Infiuence on ATM Class QOS 
The ATM service class corresponds to the low priority class compared wi七h the Q-STM one because 
ea.ch Q-STM ca.l call use 1'eserved slots prior to othe1' ca.ls. Hence , a.degra.dation of the ATM cla.s 
QOS will be wondered. Comparing the QOS a.mong some schemes) we clarify the degree of the 
dcgrada.tion. Thc following two models are used in order to compare with the Q-STM method. 
(Buffer Priority) Amo月; S0111e buffer priori ty co山刀ls ， we se1ect the NTCD-MB method [33]. It is 
a.ssumed that 七he number of priority classes in isochronous services is just one. Therefore 、 this
scheme corresponds 七o the absolute priority method [78 , 79]. 1t is no七ed tha.t Q-STM service 
cla.s sources(CBR) a.re the high priority class and ATM service cla.s sources(1PP) are the low 
priority cla.s. Cells of the high priority class a.re stored in the different F1FO fro11 cells of the 
low priority one. Low priority cels a.re on1y served when there is no high priority cel in the high 
priority F1FO. 
(N ormal) Every cells a.re stored in a common F1FO without any priority schell1e. 1n other words , 
CBR and 1PP sources a.re treated in the same manner. Recall that 七he number of CBR sources 
is identica.l to that of 1PP ones. 
The llea.n cel intra.-switch delay of the ATM service class for the Q-STM method , the low priority 
cla.s for BuffeI・ priorityぅ a.nd cels genera.ted fro11 IPP sources for Normal a.re eva.lua.ted respectively. 
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For the Q-STM method ca.se, 120 slots a.lloca.tion pa.tterns provided by the ca.l level simula.tor a.rc 
used. The cel level Sill11a.tors depicted in Figllre 3 . 3( a.)ー (d) investiga.te thesc qua.lities. Figlll'C 3.9 
shows the resul七s where Processl is SLAD う Process2 is RD-2 ‘ Process3 is ATR、a.nd NS is 100. The 
horizonta.l a.xis is the tota.1 loa.d. 
Althoug・h sources of the high priority cla.s are CBR) the tra.fic strea.m tends t.o show a.burstiness in 
the buffer priority lllethod beca.use of multiplexing plura.l number of SOlrccs. As a rCSllt. the mcthod 
degra.des the QOS of the low priority cla.s in cOll1pensation for the improvemellt of the QOS of the 
high priority cla.s. Oll the other ha.nd ぅ the Q-STM method can a.void making a.burstiness of the 
Q-STM tra.ffic , by means of a.pplying SLAD a.nd RD-2. Therefore , the degra.da.tion of the QOS of the 
ATM service cla.s is a slight degree in C011 pa1'ison wi th the N onna.1 Especia.lly, w hen the tota.lloa.d is
high ラ the effect of scatterillg Q-STM cels within a.frame becomes strong alld the difference bctween 
them is qli te sma.1. It is cl a.rified 七h a.t the degra.da.tion of the ATM service class QOS of the Q-STM 
lllethod is slla.l. 
3.4.2 Call Setup Time 
1n the B-1SDN environment , the network must support wide range of ba.ndwidth. For this rea.son, 
a very large llUlllber of time slots a.re sometillles a.lloca.ted fo1' one Q-STM ca.ll, so there isa. fea.r 
of the ca.l setup tille increment. We eva.lua.te the a.dditiOlla.l Q-STM cal setup time ca.used l>y the 
illtroduction of the Q-STM llle七hod through a.n a.na.1ytica.1 technique. 
We define ca.l setup a.lgori七hms(SLAD ， RD・2 ， a.nd ATR) strictly.ヲ divide the processes into code 
steps, thell fo1' each step ぅ de五ne the nUlllber ofreqnired Central Processillg Unit(CPU) cycles. Fina.lly, 
the processillg time fo1' ea.ch a.lgorithm is obta.ined by means of summing up its steps. 
Assumption of Analysis 
Fi1'st , we define the following a.rgumen七s.
• Number of subfra.mes : M 
• Number of slots within a.subf1'ame : H 
• N umber of passing links : h 
• CPU cycle time : () (s) 
• Ba.ndwidth of a Q-STM call :ω (cell/Iγαme) 
• N umber of slots a.llocated within subfra.me j for ta.gged cal :ω (j) 
• Index ta.ble of slots a.lloca.ted within subfra.me j for ta.gged ca.l(z is ta.ble index) : 1・ es_slot (j ，z) 
• Number of elllpty slo七s within subframe j : emp1(j) 
• Number of empty slots within subfrね11e j on link i [for SLAD] ; emp_sub(i , j) 
• Number of empty slots in the jth element of the subframe selection priority ta.ble [for SLAD] ; 
min_emp(j) 
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Figure 3.9; Cha.racteristic of the mean ATM cel delay [Method comparison] 
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• 1凶exof subframe in the jth element of the subframe selection priority table [for SLAD] : s1.Lb_n(j) 
• 1凶ex table of ell1pty slots fo1' subframe j [for RD斗: emp_tαb1(j ， z) 
• Table of slot position allocated in subframe j on input side [for ATR] : res_slot_1.L (j , z) 
• Table of slot position allocated in subframe j on output side [for ATR] :同s_slot_d (j.z) 
• 1n七日-routeindex matchi時 tablefor input x ぅ output y , and subframe j [for ATR] : mαtch(x ， y ， j ， z ) 
• Available intra-route table for input x , output y , and subframe j [fo1' ATR] : emp3_tαb(x ， y ， j ， z) 
• Number of available intra-route for input ι output y , and subframe j [fo1' ATR] : emp3(x , y , j ) 
• Table of assiglled i凶ra-route illdex fo1' s山f1'allle j [fo1' ATR] : TO 'l.äe_n(j, z) 
• Time table fo1' i叩ut modt山 x and subf1'ame j [fo1' ATR] : t_tαb_1.L (x ， j ， z) 
• Till1e table fo1' output module y and subfrallle j [fo1' ATR] : t_tαb_d(y ， j ， z) 
Table 3.1 shows the number of requi1'ed CPU cycles for each basic process elell1ent cited f1'om [100] 
Moreover. cOllbining above basic operations , we define the following p1'ocessillg elements. 
Table 3.1: Number of requi1'ed CPU cycles for basic p1'ocesses. 
Illunediate value transfe1' between 1'egiste1's 1 
Load or store 1 
Addition , subtraction or comparison(between registers) 2 
Additioll, subtraction 01' comparison(七hrough ll1ain memo1'Y) 4 
M ultiplication(between registers) 2 
M ul ti plication (through main memory) 4 
Division(between registers) 30 
Division( th1'ough main memo1'Y) 32 
(Data transfer between two memory addresses) : This is a combination of 七he load alld store 
operation, so the cycle number is 2. 
(Exchanging between two memory addresses) : Itis assumed that read and w1'ite two ope1'ands 
finish il one cycle, so the cycle numbe1' is 2. 
(Producing random value) : This operation rαηd(k) 1'etU1'ns a randoll1 integer which satisfies 
o :S; 7・αηd(人;) :; k -1. The cycle number is 66 because of the following reasOl1. 
It is assumed the sequence Xn isobtained froll Xn = kXn-l(mod M) and rαnd(x) is de1'ived fro11 
.,. and(x) = LXn X 合J. Next , we divide this operation into CPU cycles. When Xn-1 is assumed 
t.o be sto1'ed in the register Rr , we have 
(1) k X Rr • Ro 2, 
(2) Ro(mod M) • Rr 30. 
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(3) Rr X X • R2 2 , 
(4) R2/M → γαηd(x) 32 
When we produce the algorithms of SLAD , RD-2 , and ATR, we consider following principles. 
• Decreasing the required CPU cycles as many as possible 
• Removing a ll1emory access from the calculation of the Effective Address(EA) 
It is noted that the ma幻mum time is evaluated when the proccssing time has some variancc. 
Analysis 
[SLAD] 
The SLAD algorithm is depicted in Figure 3.10. The llumber showl1 in the right shoulder of each 
elemellt represents the required nUlllber of CPU cycles. R1 , R2, •.• are assumed to be 1'egisters il 
CPU. Rh keeps the llumber of passing links and Rw saves 七hebandwidth of tagged cal. The functions 
of other 1'egiste1's are summarized in Table 3.2. 
The fUllction (• AAL) represents to deliver illforlllation to AAL and its cycle is assumed one. For 
the sake of conveniellce, we sepa1'ate the algorithlll iltO three portions: 
(1) Calculation of the ll1inimUlll numbe1' of empty slots fo1' each subf1'ame posi七ion ，
(2) Sorting 七he results obtained by (1) in the bigge1' o1'der, 
(3) Dete1'lllination of the number of slots allocated within each subframe position and judgment of 
the call blocking. 
Let. 争 denote the p1'ocessing time of the SLAD algo1'ithm. Moreover we de五ne 争 1 .争2 ， and <1>3 as 
the processing time for each po1'tion. 
(1) We have 
争 1 = {(9Rh + 4)M + 1}8 = {9Mh + 4M + 1}8. (3.4) 
(2) Let define k1 as the numbe1' of A point passings in Figure 3.10 and k2 as that of B point passings. 
For a certain RO , the bounds of k1 and k2 a1'e 
k1 = 0, k2 = 0 
o :s;k1 :S;ROうん2= RO -1.:1 
for RO = 0, 
f07・ RO ~ 1. 
Table 3.2: Register functions in the SLAD algorithm ・
Functions 
Register Portion (1) Portion (2) Portion (3) 
RO Subframe index 
Rl Min. num. of empty slots in subframe Num. of a1located slots In subframe 
R2 Link index Subframe index NS alocated fraction slot 
R3 一---- Subframe index Subframe index 
R4 一------ Subframe index 一一一一一一一一一
(3.5) 
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(2) 
When RO と 1 and kl = 0, l? (RO , kl) becomes the ma泊mum value. The maximum vall1e isderived 
as follows , 
J 9 (RO = 0) , fφ ，711αz(RO)={/ I 10RO + 16 (1 ~ RO ~ M -1). (3.8) 
Y Now, we obtain 争2 as next , 
M一l
@鳥2 = {:2ε= 1九φ 、7川7η770X川川白m1
RO=O 
二 {9 +乞 (10j+1G)}0
(5M2 + 11M ー 7)0 (3.9) 
(3) For each RO , either C or D point ll1ust be passed. Therefore，争3 becomes its maximum value 
when the llumbel‘ of C point passings attains the greatest value. The greatest value is M -1. so 
争3 = {6(M -1) + 1 + 11M + 32}0 = (17M + 27)0. (3.10) 
Smnming 争 1 ，争 2 ， and 争3 ・ we have 
(3) 争 = (9Mh + 5M
2 + 32M + 21)0 (3.11) 
[RD・ 2]
The algoritlllll is shown in Figure 3.11 and the register functions are summarized in Table 3.3. 
N 
Table 3.3: R盟1 'E‘ ? ?
Pサ
A he RD-2 algorithm 
Register Functions 
RO Subframe index 
Rl Allocated slot index 
R2 Num. of slots allocated in subframe 
R3 Num. of empty slots in subframe 
R4 Position of selected slot 
Let (2 denote the processing time, we have 
Figure 3.10: SLAD algoritlllll. M 
[2 = {乞 76ωη (j) + 101-1 + 1}0 
= (76ω+ 10M + 1)0. (3.12) 
The1'efore ぅ let 1φ (RO 、 k1 ) denote the number of cycles for RO and k1 , then we have 
(i) fo1' RO = 0, 
J 8kl + 10(RO -k1) + 16 (0 ~ kl 三 RO -1) , 九 (RO ，k1) = ~ 1 8RO + 7 (kl = RO). (3.7) 
[ATR] 
The algorithm of the intra-route assignment is shown il Figure 3.12 and the register fl1nctions are 
Summarized in Table 3.4. 
Now , let X and Y denote the index of the input and output link which the tagged call is passing. 
The available intra-1'oute table, emp3 _tαb(x ， y , RO , R4) , is provided for each pair of illput and output 
fφ(0ヲ人;1)= 9, (3.6) 
(i) for RO 三 1 ，
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R4 = rand(R3) 
emp_tabl(RO, R4) ー争 res_slot(RO ， Rl) 
emp_tabl(RO, R3)~ emp_tabl(RO, R4) 
R3 = R3 -1 
Rl = Rl +1 
N 
(END) 
Figure 3.11: RD-2 algorithm. 
links. Itgives the information of the intra-routes which have already been accorded fo1' both input 
and output sides. 50 七he assignment of the int 1' a-l・outebetween x = X and y = Y 1'equi1'es amendment 
fo1' the tables emp3_tαb(x ， y , RO , R4) which satisfy 
(i) 1 ~ x ~ Xma:l:' X =1 X αηd y = Y , or 
(i) x = X αηd 1 ~ Y ~ YmaX, Y =1Y. 
The 七otal number of revised table is X mαx + YmaX - 2. Xmαx is the number of input links and 
1';11α ;t" is that of output links. This process call be perfo1'med after the call setup process completes. 
Therefo1'e, we do not include 七his process into the Q-5TM call setup time. However , we show 七he
algoritll1l of the ATR table accordance procedure in Figure 3.13 and the register functions in Table 
3.5 fo1' your information. In order to easily find the element which is 七o be eliminated from the table 
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e 'l71p3 -tαb (x ， y. j. z). wc p1'ovide another table mαtch(). The table mαtchO containR 七he infol'lnat.iol 
whcre each intra-route index is included in emp3_tαb(x ， y ， ] 、 z).
Table 3.4: Register functions in the ATR rout ー ー一 司F 司ーー...， ....-._ .- -n-一一一一軍nt algorithm. 
Register Functions 
RO Subframe index 
Rl Num. of intra-routes assigned in subframe 
R2 Num. of intra-routes to be asigned in subframe 
R3 Num. of avail. intra-routes in subframe 
R4 Selected index of intra-route table 
R5 Selected intra-route index 
R6 Position of slot on output link 
R7 W ork register 
Table 3.5: Register functions il the ATR table accordance algorithm. 
Register Functions 
RO Subframe index 
Rl Num. of accordanced intra-routes in subframe 
R2 Num. of revising intra-routes in subframe 
R3 Num. of empty intra-routes 
R4 Intra-route index 
R5 Introduced position of tagged route in table 
R6 For swapping process 
R7 Input (or output) link number 
Fl・0111 Figure 3.12 , the processillg time T is derived as 
M 
T = {乞 (83ω (j)+ 問+巾
(83ω + 10M + 1)0. (3.13 ) 
Although 七he processing time : required fo1' the ATR table accordance is no七 considered for the 
Q-5TM additiollal call setup time, we describe it for your informatioll. From Figure 3.13, i 七 isobtained 
as 
M 
[乞{13ω (j)+ 6(Xmω - 1) + 8 + 13ω (j) + G(Ymax - 1) + 11} + 1]0 
{26ω + (GXmax + GYmax + 7)M + l}O. (3.14) 
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3 
Rl=O 
R2 = W(RO) 
Y 
tN 81 
R4 = rand(R3) 
R5 = emp3_tab(X, Y , RO , R4) 
route_n(RO, R1) = R5 
R6 = res_slot_d(RO , Rl) 
res_slot_u(RO, Rl) 一歩 t_tab_u(X, RO , R5) 
R5 一歩 t_tab_d(Y ， RO, R6) 
R7 = emp3_tab(X, Y , RO , R3) 
emp3_tab(X, Y , RO, R3) 一揖 emp3_tab(X , Y , RO, R4) 
match(X , Y , RO , R5) = 2H 
match(X , Y , RO , R7) = R4 
R3 = R3 -1 
Rl=R1+1 
R4 = route_n(RO, R 1)
R5 = match(R7 , Y, RO, R4) 
match(R7 , Y, RO, R4) = 2H 
emp3_tab(R7, Y, RO, R3) 
~ emp3_tab(R7, Y, RO, R5) 
R6 = emp3_tab(R7 , Y, RO , R3)1 
match(R7 , Y, RO, R6) = R5 
R3 = R3 -1 
Rl = R1+1 
2 
3 
emp3(X, Y, RO) = R3 
RO = RO + 1 
N 
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R4 = route_n(RO, Rl) 
R5 = match(X, R7 , RO, R4) 
match(X, R7 , RO, R4) = 2H 
emp3_tab(X, R7 , RO, R3) 
一~emp3_tab(X ， R7 , RO, R5) 
R6 = emp3_tab(X, R7 , RO, R3) 
match(X, R7 , RO, R6) = R5 
R3 = R3-1 
Rl = Rl+1 
( END) 
Figure 3.13: ATR table accordance algorithm. 
Processing time of Processl grows rapidly with increment of M. This is caused by the calculation 
alld sorting process of α11αil (j). However, it is illdependellt 011ω. On the other hand, Process2 and 
Process3 are influenced by ω ， rather than by M. This is from the nature of these processes that they 
allocate slots( or rou七es) one by 01e. 
The llumerical example is shown in Figure 3.14. The horizontal axis is the bandwidth and the 
vertical axis is the processing time. It is assumed that M = 100, h = 5, and B = 1.43 X 10-8 S [100] ・
11 the figm・民 the charact.eristics of Processl(SLAD) , Pmcess2(RD-2) , Process3(ATR) ‘ and the total 
Figure 3.12: ATR intra-rout.e assigllmellt algorithm. 
N umerical Result 
The processing time of SLAD , RD-2 , and ATR is obtained as follows ぅ
争 = (9Mh + 5M2 + 32M + 21)B for SLAD , 
n = (76ω + 10M + l)B f07、 RD-2 ，
T = (83ω + 10M + 1)(j forATR. 
、
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0 
10 
which seem to be degraded by the Q-STM introduction, i.e. (l)the QOS of ATM service class and 
(2)the Q-STM additional cal setup time. The ATM service class corresponds to the low priority class 
because each Q-STM cal is allocated time slots. The QOS of the low priority class of the buffcr 
priority control was degraded much in compensation for the improvement of the high priorit.y class 
QOS. On the other hand , the Q-STM cel strcam can be sca七七ered wi thin a frame il the Q-STM 
method. Thus, the degradation of the ATM service class QOS is litle. By 七he way, the Q-STM cal 
setnp time seems to increase in the unacceptable degree because the accommodated bandwidth il 
B-ISDN spreads widely. By summing up cal setup process steps , we clarified that thc additional cal 
se七np time is llegligible. 
Total ~主
日 Process 1 
(SLAD) 
ωロHZ
bJJ 
.号 -1
~ 10 
u c 
~ 
ハUハυ??
内/】-ハ
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Figlue 3.14: Characteristic of the Q-STM cal setup time. 
of them are depicted. 
Thc processing time of Processl is independent of the bandwidth, so its property is constant. On 
the othcr hand, the charac七eristics of other two processes grow wi七h the bandwidth increases. Thus, 
PTOcessl is a domillant factor of 七he to七al processing time in the small bandwidth region. The larger 
balldwidth becomes , the llore Process2 alld Pγocess3 bec01l1e dominant factor. ln any event , the order 
of processing time is 1 mム thus we can say there is no practical proble1l1. 
3.5 Conclusion 
ln this chapter, the design issues and the availability of the Q-STM method were evaluated. 
For the design issues , the e伍ciellt cal setup 叫gorithms and number of subframes were investigated 
respectively. We clari五ed the efi.ciency of SLAD compared with the random algoritlllll by means of 
evaluating the Q-STM cal blocking probability and the ATM service class QOs. On the 0七her hand , 
we got a result that we should use a rand01l1 algoritllll1 for Process2 through the evaluation of the 
ATM class QOs. In order to roughly obtain the most efi.cient NS , we investigated (l)the Q-STM 
cel elld-to・end delay, (σ2)the Q-STM cal block∞g probability, and (3)the QOs of the ATM service 
clas. The conclusion of this evaluation was that the efi.cient number is around 100 in the assumed 
envl"onment. 
For the sake of evaluating the availability of 七he Q-STM 111e七hod ， we investigated two qualities 
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Chapter 4 
Perforrnance Analysis of FEC-SSCS 
for ABR Class 
4.1 Introduction 
1n the p1'evious two chapters , the QOS cont1'ol method fo1' isoch1'onous services were considered. 
1n this chapter , we note the control method for the other service category, i.e. error-free services. 
One illlportant exalllple of this service category is data COl1l日1unication between computers 01' data 
tenninals. Thollgh it is not sensitive to the transfer delay quali七yぅ transmission without any error and 
101313 of inforlllation require. Therefore, the error cont1'ol is indispensable fo1' this kind of service. For 
example , the CRC technique is usua均 introduced to discover or correct some bi七 errors [3]. When 
the receiver can no七 correct errors, a retransmission technique is necessary to complete the whole data 
forwa1'dilg. 1n this thesis , a unit of error control is described as “ bloc~ ' . 
The ATM cel size is so sma叫11 tha抗t t叫he cell-based r閃et廿r悶ar但nsm凶i凶ss白ion c∞ost旬s much [ロ22 ， 23]. On the other 
hand , the lllaximum limit of the block length is set in each network. (In the case of the 1P packet 
translllission on the ATM network, this size is 9180bytes [19 , 20].) Therefore, one message which is one 
volume of transferred data( e.g. one data file) is divided into plural blocks , then one block is divided 
into plm・al cels. As a result , three laye1's exist fo1' the lllessage translllission on the ATM network as 
shown in Figl1re 4.1. 
Next , we consider some retransmission methods. Three types of retransmission schemes are known 
as typical convelltional techniques: a Stop-And-Wait(SAW) , a Go-Back-N(GBN) , al1d a Selective 
Retransmission(SR) [101 , 102]. 1n the SAW method, each block must wait to be transmitted until the 
sende1' receives ACKnoledgement(ACK) or Negative ACK(NACK) f01" the previous block as shown 
in Figur・e 4.2(a). When 七he receiver accepts the block wi七hout any errors , the receiver returns ACK , 
and the sender sends next block. On the other hand, the receiver re七urns NACK if some errors are 
detected and not be corrected, then the sender retransmits 七he same block. This method is not suited 
for a high speed network, i.e. ATM , because the throughput is restricted under one block per round 
tri p time. 
1n the GBN scheme , the sender can send blocks continuously up to N without waiting a receipt of 
ACK or NACK for previous sending blocks. When NACK is received at the sender, al blocks following 
the cOlTl1pted block are retransmitted as shown in Figure 4.2(b). The throughput in GBN illlproves 
dramatically when the error rate of the network is sllal [101]. The GBN mechanism is simple as we11 
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Message 
Block 
CeIl 
Figure 4.1: Layer structure of data communication on the ATM network. 
as 1101'e efficient than SA \T\人 so it has been widely applied for several networks. 
The 110St efficient ret1'ansmission method is SR which 1叫rむlsmits only the co1'rupted block as shown 
in Figure 4.2(c). However, plenty of resequence buffer is necessary at the receiver in order to achieve 
an ideal performance. Therefo民 sOllle SR methods have been proposed [107 , 108] to lillit the required 
buffer at the receiver. However, the complexity of p1'ocessing is also problem. 
Next , we describe the mechallisms of issues when an error-free service is transmitted on the ATM 
lctwork. 
The delay from the instance that the sender starts 七he 五1's七 cell transmission to the instance that it 
1'eceives ACK for the last block is defined as a " messαge forωαrd'ing delay" in もhis thesis. The message 
forwarding delay consists of two parts ， 七he transmission delay and the propagation delay as shown 
in Figure 4.3. The improvelllent of the in七erface rate decreases only the transmission delay. Thus , 
the propagation delay il the high speed lletwork, such as ATM , seems to become more impo1'talt 
factor(see Figurc 4.3(b)) compared with the cOllventional networks(see Figure 4.3(a)). The interface 
rate of the ATM lletwork will continue to increase in future , so this tendency becomes strollger. The 
retranslllissioll adds one round trip delay, which is not improved by the growth of the interface rate , 
to the message forwarding delay. Hence, it is important to decrease 七he mimber of retransmission il 
the ATM network. 11 other words , the decrease of the block 1088 probability i8 sig'lificant. 
Mo1'eover , the cel fragmentation of the block degrades the network throughput. The reason of thi8 
is as follows. If at least one cel is lost at one passing ATM node , the block containing the lost cel 
becomes corrupt. 1n this time , however, other cels constituting the corrupt block are transmitted to 
the next passing ATM node ， もhen finally , S0111e of these cels will arrive the receiver. 'Without any 
control mechallism , the whole par七 of the corrupt block is retransmitted at AAL or the 七ransport
layer・ ， so these 1'eceived cels are dropped at the receiver. As a result , these illvalid cells waste lletwork 
resource and increase the network load [18]. Therefore, it is importa叫 to decrease the block 108 
probability for error-free services from the viewpoint of the efficiency of network resource utilization. 
From these two rea80ns. the improvement of the block loss probability is the l11ain issue for the 
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Figure 4.2: Some retrallsmission schemes. 
QOS control of er1'or-f1'ee services. The control methods which aim for the improvement of the block 
l08s rate are listed as follows , the 8elective cel discarding method [6, 19, 53] and the Forward Erro1' 
Correction in the Service Specific Convergence Sublayer(FEC-SSCS) [54 , 55 , 56 , 57 , 58]. The selective 
cel discarding method tries to centralize celll08s posi七ions within a certaill block. This results in that 
the block loss rate decreases. 
On the other halld ぅ main principle of FEC-SSCS is to recover the block which has some lost cels 
at the receiver by mean8 of adding some redundant cels at the sender. At the sender, the FEC code 
is calculated for each symbol( e.g. one by七e) over continuous user illformation cels and obtained FEC 
codes are packed into a FEC redundant cel. 11 addition to the user illformation cells, produced FEC 
rednndant cels are transmitted. The FEC code is produced for each block. If七he number of cels lost 
il the network 鴈111011g block i8 les than or equal to the number of attached FEC cells , the receiver 
cal correct missillg cells , 80 10 re七rallsmissionis necessary. 1n this time, i 七 isnot necessary to consider 
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the positiolls of the lost cels within a.block. 
For the selective cel disca.rding method, a software-based complex processing is necessary at pa.ssing 
1l0des. On the 0七her ha.ld. FEC-SSCS requires the a.dditiona.l processing a.t both end 七ermina.ls. This is 
suit.ed f01・a. high speed network because the throughput bottlelleck seems to locate at swi tches rather 
thall elld te1'millals il such a ne七work. 1n summa.ry, FEC-SSCS is considered to be the a七七1'a.ctive
controlmethod for the QOS of error-free services. We ana.lyze the performance of FEC-SSCS. 
Next. wc summarize researches which ha.ve been reported up to this time. About FEC-SSCS. the 
block 10ss proba.bility in one ATM switch has been evalua.ted [5]. And the maximum throughpllt 
cOllcerllillg SR ha.s been derived [103]. Moreover , the児 block f，白or川wa紅r吋di時 dela符.y(似time f仕rOlll t吐h同e be句句昭gi司:1山山n山山1l
of a l>lock traね仙11S別m山ni出ss引ion to a加組n acknowledge白111e凶 r閃eceptio叫 has be伺側e白n analyzed [ド104叫]ト. 11立1 the li 七e 印ture, 
a tral:.5ﾏc1t beha.vior of al ATM switch ha.s been allalyzed with the consideratioll of a burs七y trafic. 
The object of perfonnance evalua.tion 01 these researches has been the b10ck. 
The QOS that subscribers of a da.ta c0111111unication lletwork actua.ly fel must be the message 
lcvcl rather th a.n 七he block leve1. The messa.ge forwa.rding delay has been evaluated in the literatures 
[105. 106]. 1n [105], GBN is treated and the two 則te Markov chain is used for the block loss process 
1n [106] , a message queueing dela.y at a. sender is compa.red between GBN and SR when a ra1 
block loss i店s assUl口med. 1n 七hese literatur‘ es, however, the unit of transmission is a block, so we Ca.l 
1l0t apply these resu1ts to the ATM environment. It is lloted that the consideratioll of ATM cellleve1 
behavior is indispensable il order to eva.lua.te the performance of the celllevel FEC. 
This thesis a.ims at 七he eva.lua.tion of the message forwarding delay on the ATM network for two 
e1'1'or contl'olmethods: FEC-SSCS combined with GBN and norma1 GBN(without FEC-SSCS). 1n 
this research, three la.yers , i.e. “、a c白elげr ， '‘"a bloωck' 
ne七woωrk ‘ the infonnatio11 loss is dominalltly caused by a buffer overflow in passing llodes OWillg to 
Message fOlwarding delay 
Transmission delay Propagation delay 
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t 
(a) Low speed network 
Message forwarding delay 
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Sender 
ACK 
Receiver 
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Figure 4.3: Message forwarding delay. 
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cOllgestioll. The bufl'er overflow te吋s to occnr bursty as described in [109ト so the two state Markov 
chain is used for a cel loss process il this thesis ・ This model has a good property expressillg the cel 
10s process at the ATM 凶de [110] 
Using the two state Markov chaill as the cellloss process lea.d8 the assumption tlat a cel 1088 rate 
is constant even if retransmissioll OCcur8. This asslllllpt.ion lllay be accurate ﾜl the e11vir・onmcnt that 
isochronous t1'afic without a retransmission control occupies a major pa.rt of the link capacity. Conｭ
sidering lllore gellera1 situation: it is important to reflect the effect of retra.nsmission to the illcremellt 
of a ce1l10ss rate. 1n orde1' to obtain a general tendency of it , an ea8y queueing model M / M /1/ K ?
used to calculate the cel 10ss ra七e. A b10ck length, an interface 1'ate , and a burstillcss of a cellloss 
process seem to be an important pa.rameter affecting the message forwarding delay. Thc impact of 
七hese parameters are investigated. 
4.2 Improvement of Block Loss Rate 
It is import.ant to decrease the b10ck 10ss rate for an error-free service as mentioned in previons section. 
1n this section, we exp1ain two major techniques responding this requirement: the selective cel disｭ
carding method and FEC-SSCS. Before exp1aining each method, we briefly describe the configurations 
of AAL 3/4 and AAL 5 because these AALs are used fo1' data commm昱ation. 
(Con白guration of AAL 3/4 and AAL 5) 
11 Figl.re 4.4 (a) , the AAL 3/4 format is depicted. The AAL 3/4 SAR uses four bytes in cach ATM 
cel pay10ad. A two-bits Segment Type(ST) field is used to identify what position each cel locates 
That. is ，“ 10刊 means a Beginning of Message(BOM) ,“00" a COlltinuation of Message(COM) , and 
“01刊 an End of Message(EOM) [5]. The first cel of each b10ck is BOM, the last cel of each b10ck 
is EOM , and other cells are COM. Besides, the 五eld becomes “11" (a Single Scgment Message(SSM)) 
if on1y one cel constitutes a b1ock. 1n these ways , the recogl偀ion of a Common Part Convergence 
Snblayer(CPCS)-Protoc01 Data Unit(PDU) boundaries is obもained at AAL. 
A Mu1tiple氾ng 1Dentification(MID) 五eld enab1es it to multip1ex plural calls into the same ATM 
connection(using the same VC1s and VP1s). Therefore , it saves VCI and VP1 resources when many 
cals cOllllllunicate simultaneously. A four-bits Sequence Numbel'(SN) fie1d counts sequential cels 
within a b10ck , modu1o 16. A six-bits Length Illdicator(LI) field ﾌndicates the l1umber of bytes of data 
1n the SAR data fie1d( 44 bytes). Alld CRC is a 10-bits code which is capable of correcting a single bit 
erro1' in the ce11. 
Each CPCS-PDU has four bytes header alld fom・ bytes trai1er. Besides, zero to three bytes padding 
are at.ached in order to align the CPCS-PDU payload t.o 32-bits boundaries. A Conulloll Part Incliｭ
cator(CP1) is an eight-bits fie1d and the fUllctioll has not de五ned yeιA sixteen-bits Buffer Allocation 
Size(BASize) fie1d indicates 七hema泊mum number of bytes required to store the b10ck at the receiver. 
However, it is not clear how usuful the BAsize field wiU be. An eight-bit beginning tag and end 
tag(Btag and Etag) fields are matching values. By meallS of these fields , the receiver confirms that 
the received header and trai1er are in 七he same block. An alignment field is a byte of zeros to ensure 
that the trailer is 32 bits long. And a 1ength fie1d is the actual number of bytes 七hat were sent in the 
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block. 
I1 figure 4.4(b) 、 the AAL 5 fo1'mat is depicted. There is no SAR-PUD heade1' and trailer , so a1 
48・bytes ATM cell payload can be used for user data. The recognition of CPCS-PDU boundary is 
obtained by the user signaling bit in the payload type 五eld of the ATM cell header [5]. The indication 
bit of only thc last cell within a block is set to one. A one-byte User-to・ User(UU) 五eld and a one-byte 
CP1 field a1'e cu1'rently unused and set to zero. A length 五eld is the number of bytes of data in the 
block. A 32-bit CRC covers over the entire CS layer b1ock, including the pad and the trai1er. 
Thc main differences between AAL 3/4 and AAL 5 are summa1'ized as fo11ows. 
• 1n AAL 3/4, the boundary of CPCS-PDU is 1'ecognized by the ST field in the SAR-PUD header. 
011 七he other hand, it is unders七ood by the signa1ing bi七 in the ATM cell header in AAL 5. As a 
1'esu1t 、 when the ATM switch tries to recognize 七he boundaries, it must perform AAL processing 
fo1' AAL 3/4. On the other hand , it sees on1y the ATM 1aye1' for AAL 5. 
• CRC is executed for each ATM ce11 in AAL 3/4 , however, it is performed for each CPCS-PDU 
basis il AAL 5. 1n general, the longer CRC field becomes , the stronger its capabi1ity becomes. 
Therefore, the 32-bi七s CRC of AAL 5 ispreferab1e 七o the 10・bits CRC of AAL 3/4:. 
• The AAL overhead fo1' each ATM ce11 pay10ad is four bytes in AAL 3/4 and zel・o in AAL 5. 
F¥'om the viewpoillt of the cell pay10ad efficienc)ヘ AAL 5 isbetter than AAL 3/4. 
SSCS-PDU Head町長
l~ Header 、 i
CPCS-PDU ICP~BTaa BASiz~ 
|SSCS-PDU P旬load I 
CS働PDUpayload 
H吋定安1 " ヤ足掛
川-PDU 11ﾅIJ ~北:~Ul lJ 
a slJ 沿ID' ?c1c 
(a) AAL 3/4 
SSCS-PDU It. I SSCS-PDU P削oad I 
j Q~ader 
E~g 
l PAqA~ ~ ILeng出 |
， J~叫?l
|11 1 ~ぉ~UI I 1 
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rC' nnT 1 ~n .，l~ n rl 吋CPCSIrml T n_ ~'k I rn r CPCS-PDU I CS-PDU payload IPA悶 ICPII Length I CRC l ----1 -TπT 1 ~- -1----"'---1 
、 Trailer
SAR-PDU 14初旬s I 1 州ぼ~-- 1 . . . . . 1 48bytes 1 
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Figure 4.4: Configuratioll of AAL 3/4 and AAL 5. 
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• Plu旧ra叫1 calls can be multi中Pμlexed iI凶1七o one ATM c∞onnection in AAL 3/4. howeve町l'‘\‘ AAL 5 can ∞t 
do such a multiple氾ng. Hence , the efficiency of VC1 and VP1 rcsourccs of AAL 3/4 is supe1'io1' 
to that of AAL 5. 
Next 宅 we exp1ain two controlmethods which aim at decrease of the block loss probabilit子 The fi1'st 
is the selective cell discarding method , and the second is FEC-SSCS. 
4.2.1 Selective Cell Discarding 
The main idea of this me七hod is to decrease the t1'ansmission of invalid cells caused by one cell 10s. 
1n other words ヲ the ATM switch or cross connect node 1'ecognizes CPCS-PDU1 and t1'ﾎcs to centel・
dropped cells on a speci自ed b10ck. Main1yう two strategies are proposed: Partia1 Packet Discard(PPD) 
a吋 Ear1y Packet Discard(EPD) [19]. Next , each me七hods are described 
[Partial Packet Discard] 
Once the switch drops a cell from a VC , it contillues to drop cells from the same VC un七il the boundary 
of a b10ck is detected. As a resu1t , transmissioll of inva1id cells following the 10st cell can be avoided. 
When AAL3/4 is used 、 the information of the b10ck boundary e泊sts in the ATM cell pay1oad. So the 
switch needs to execute processing at AAL. Whe11 AAL 5 isuscd, 01 the 0七her hand , the 兤lent凬icat卲n 
of the block boundary is obtained in the ATM cell header(the user signa1ing bit in 七he payload type 
fiel?). Therefore う AAL 5 ismore attractive to introduce PPD. 1n the case of AAL 5, the switch doeR 
lot drop the EOP cell because the missing of the EOP cell means the des七ruction of the block of both 
itself and the next. 
PPD requires the switch to keep the s七 ate of each VC to recognize which VCs are using AAL 5 and 
want to use PPD. Also , the swiもch must keep state on which VCs are currently having cells dropped. 
The th1'oughput improvement is limited because the switch does noも drop the cells which have a1ready 
queued. The ce11 10ss occurs only when the bu百8r is fu11 , so some ce11s be101lgillg to the same b10ck 
llay have been a1ready queued when 011e cell is 10st. Thus , the congested lilk can stil transmit a 
large fraction of ce11s belonging to corrup七ed blocks. 
[Early Packet Discard] 
With the EPD method, the switch drops entire blocks prior to the buffer overflow. If the queue 1ength 
exceeds the th1'esh01d when the first ce11 of a block arrives at the swi七ch， a1 ce11s belonging to the 
block are dropped. So, in terms of the ce11-dropping strategy, the ATM switch emulates a b10ck-based 
switch , dropping complete ce11s of the b10ck. Because a1 invalid ce11s are selective1y 10st, EPD shows 
better lletwo1'k throughput than PPD. Howeve1' , this method has difficulty fo1' the selection of the 
thresh01d value. Although a fixed thresho1d is easily illtroduced, the perfonnance and fiexibility is not 
good. It may be e伍cient to move the threshold dynamically according to the network load or t1'(l，伍c
characteristics. However, the effective estimation of these conditions are difficult , so もhe meclumism 
of setting this 七hreshold is under way. 
lCPCS-PDU or the transport laye; PDU are possible for the block. In this thesis , we assnme that the block corresponds 
to CPCS-PDU 
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4.2.2 Forward Error Correction in SSCS 
Main principle of FEC-SSCS is to recover the block containing S011e lost cels at the receiver by means 
of adding some redundallt cels at the sender. First , we describe some error correctioll techniques. 
There has beell a techniqne which corrects burst bit e1'1'o1', i.e. Reed-Solomom Code(RSC) [54]. When 
the position in which a burst bit error happens is known, this burst error is called as burst er，αsure. 
Cellloss is caused by congestion in the switches and an illlpu1se noise. The forlller case resu1ts in the 
erasure and the latter case resul七8 in 七he error. 1n the ATM lletwork ， 七he main factor of cel 10s8 is 
switch congestion. Therefore う it is reasonable to limit the correcting object to the burst erasures. 
Reed-Sololllon EraSllre(RSE) code realizes a simple mechanism by means of this idea. 
A 
At the sender，七he RSE code is calcu1ated for each symbo1( e.g. ol1e byte) over continuous user 
ﾍnfol'lnation cells and obtailled RSE codes are packed into a FEC redundallt cel1. 1n addition to the 
user ilfol'lnatioll cells 、 produced FEC redundant. cels are transmitted. The RSE code is produced fo1' 
each block. Le七 assume that the number of cels belonging to one b10ck is m and the number of FEC 
redundant cels attached for one b10ck is n. If the llumber of cels 10st in the network among m +ηis 
1es thall 01' equal to n , the receiver can correct missing cels wherever 七he lost cells may locate. The 
same 10gic circuit can be used for both the encoder and the decoder in RSE. 
One realization example of RSE which aims at recover of cel 10ss is FEC-SSCS. FEC-SSCS is 
discussed in ATM Fo1'um [57] and its mechanisll1 is introduced in SSCS. 1n the followi時 sections ， we 
analyze the lllessage 1evel pe1'fonnance of FEC-SSCS combined with GBN. 
4.3 Analysis Model Formulation 
1n this section , the ana1ytica1 model むld assumption are described. Three layers are conside1'ed as 
ShOWll in Figure 4.5. Message is 0問 vo1u凶Ull附1
commUl且山1吋i比catiOl孔1 session. For exalllp1e, 七his corresponds to o1e data file il comlllunication betweell fi1e 
server and client terminal. 1n the analysis , we focus on behavior of one message trallsmission. One 
lllcssage is divided into some fragments; this fragment is a pay10ad of a block whose length is LB(bit). 
All blocks are assumed to have もhe salle 1ength pay10ad in order to simplify the ana1ys?. In other 
words , when the last segmellt is shorter thall LB , a p乱dding is used to adjust the 1ength to LB. A 
block is orgallized by adding a b10ck header, whose le時th is H B (bit) , to a segment. 
The block is a unit of an error control: FEC redundan七 cells are at七ached for a b10ck and retralls-
lllission is perforllled on a block basis. For instance, this is equiva1ent to CPCS-PDU 01' TCP-PDU. 
Becanse FEC is assumed to be attached il AAL , the b10ck corresponds to CPCS-PDU in this thesis. 
Each block is divided into some pieces，七he length of each piece is Lc(bit). Being added a header 
whosc 1cngth is Hc(bit) ぅ this piece makes up a ul註t of transmission(i.e. cel). A padding is used for 
the last cell, if the 1ast piece is shorter 七han Lc. 
Let N B denote the number of b10cks constituting one message; it is given by 
NB = r与l ，
.?B 
( 4.1) 
where f:tl isa smallest illteger which is not below of x. Defining N c as 七he llumber of cells organizillg 
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Figure 4.5: Three layers model. 
one b1ock , and Nr as the number of FEC redundant cels per one b1ock , we obtain Nc as follows , 
L R +HR 
Nc= r~γ=:'l + Nr 
ⅳ 
(4.2) 
It is noted that Nr = 0 for GBN(without FEC). The block is 10st at the receiver when more thall N1• 
cels are 10st among Nc cels; positions are lOt cared(see Figure 4.6). 1n both GBN and FEC+GBN 
schemes, the a1 blocks followed 七he 10s七 b10ck are retransmitted as shown in Figure 4.6. It is assumed 
that the window size of GBN is large ellough not もo close in any time. 
羽Then N ACK isreceived at the sender during a transmission of other block，もhere are two ways how 
to treat the transmitting block(see Figure 4.6). Acco1'ding to one meもhod ， the b10ck transmissio11 is 
immediate1y interrupted al1d the retransmission is started : Interrupted ReTransmission(IRT). 
Accord?g to the other method, the retransmission is started after the completioll of the block t.ransｭ
miss?ll: N on interrupted ReTransmission(NRT). When AAL3/4 is usedぅ each cel contains the 
sequence number: an interrup七ion of block transmission is possib1e. Hence, both IRT and NRT can 
be se1ected fo1' AAL3/4. When AAL5 is used , on the other hand, a cel has only one bit informatioll 
indicating whether it is the end of a CPCS-PDU or not. 
impossib1e on AAL5; NRT is the only selection. 
Thusぅ closing transmission of a block is 
A discre七e tille probability proce8s is considered, where a unit time is the cel leng七h・ Hereafter.
the time units of 叫1 variables are defined as the slot(the cel length) ‘ without a notation. The cel 
10s process obeys 七he two state Markov chaill il which 10 cell10ss occurs il state 0 and cels must be 
10st il sta七e 1 as shown in Figure 4.7. Th? lllode1 represents the cellloss process at the output buffer 
of ATM switch when a corre1ated tra伍c arrives [10]. We shou1d a180 notice that this model can not 
reflect the 11etwork 10ad to the cell108s rate direct1y and the 10ng per?d congestion, in which the cel 
l08s rate is higher than meall cellloss rate but not zero , cal not be cOllsidered. 
Let POl alld PIO denote 01e step state transition probability. The equilibrium probability of each 
75 
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( 4.3) 
states. PO and Pl are described as 
(PIO PO1 ¥ (PO , P 1)= ( r w , r v ~ I 
¥POl + PIO ' POl + PIO ) 
loss The lllean cellloss rate is equal to Pl , and the mean sojourn 七i111eof state 1 (mean number of consecutive 
cel losses) is equal 七o ~. Moreover. the m引ep state transition probabili七y is given as 
PIO 
i=O ,j=O, 
i = O, j = 1, 
i=l , j=O, 
i=1 ,j=1 , 
r PO + Plσ… 
J Pl (1 ー σ7つ，
Pij(m) = < 1 po(l- σ7n) , 
l Pl + POσm う
Figure 4.7: Gilbert lllodel. ( 4.4) 
time is different fro11 RT. Thus , let 1'i denote the actual round tr・ip delay, we have 
1 :;i 三 NT ，
NT + 1 :;i :;N p 
ァ= [ ~長l. DNc , 
I IlT , 
wher‘eσ= 1 -POl -P刈111]. It is noted that whether a cel is lost or not is determined by the slot 
state in which the cel is transmitted. 
(4.7) 
fo1' NRT. When 1RT is used. 7'i = RT for a1 i. For 七he sake of convenien民間 define RT 三ゆが
It is assullled that the ce1 stream trallsmitted fro11 one tenninal is shaped to a CBR traffic at the 
User Network 1llterface(UNI) in order to simplify the analysis. As shown in Figure 4.6 , each ce1 is 
supposed to be transmitted at illtervals of D slots. Let R denote the propagation delay between the DNc. 
Analysis 4.4 
( 4.5) 
sender and the receiver , it is obtained as 
5.0 x 10-9ψC寸R= 「 1Lc+Hc Block Acceptance Probability 
Let Yi dellote the random variable representing a slot state, i.e. a cel is transmitted without any 1088 
in Yi ニ o and lost in Yi = 1. As mentioned in section 4.3 , Y'i changes in the unit of slot according to 
the two state Markov chain. 
4.4.1 
whereψ (m) is the distance between 七wo tenninals, and C(bps) is the link capacity. Both (i)the delay 
caused by passing ATM switches and (ii)the processing delay at the receiver between completing a 
1'eceipt of a block and starting to send ACK 01' N ACK are neglected. Let RT denote the round trip 
delay of a block, we have Fi1'st , the conditional probability, f(j , k , YjIYl) , is considered: k cells are lost a111011g consecutive J 
cels at intervals of D slots and the slot state , in which jth cel is transmitted , becomes Yj. provided 
that the slot state ぅ in which the 五rst ce1 is transmi tted , is Yl. For j = 1, we have 
(k , Yl) = (0 ,0) , (1 ぅ 1) , 
other s , 
ーよ円
U
fBt
』ノ、
BIl
‘、
一一、、l''F句EEa? ?句tム?Lん句i,z,, ••• ‘
、
??
(4.6) 
When NACK of the block wh仰向uence nu且削r is less than or 叫叫 to NT(三 NB+1- ゆが) is 
receivcd at the sender、 another block must be on transmission. If NRT is used う the actual round trip 
RT = D(Nc: -1) + 2R + 2.
( 4.8) 
(4.9) 
k = O. 
1 :;k :;j , 
k = 0, 
( poo(D)f(j -1, 0, OIYl) , 
= < poo(D)f(j -1, k , O¥Yl 
I + Plo(D)f(j -1 うん， 1Iyl)，
r 0, 
= < pOl(D)f(j -1, k -1, Olyr) 
1 + Pll(D)f(j -1, k -1, l\yI), 
f(j , k, OIYl) 
f (j, k ぅ 11Yl)
and fo1' j 三 2 ，
~t 
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1 :;k :;j. 
1n order to obtain the general expression of f (j ぅ k ，Yj lyl), we consider F(z , k , ylYl) which is the 
probability generating function of f(j , k , YjIYl) for j. Because f(j , k , YjlYl) = 0 for j < k , F(z , k ， νIYl) 
is defined as 
t 
~t NRT.-n 
記EA印
( 4.10) 玄 f(j ， k, Yj IYl)ZJ F(z , k, ylYl) 三
Classifying for k , we derive F(z , k , YlyI). Figure 4.6: Retrallslllﾌssion sequence. 
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(i)k = 0 
Mult.iplyillg both sides of equation (4.9) fo1' Yj 二 o by z) alld addillg them for j と 2 ， we ob同in the 
following equatioll 、
The exp印ssions of F( z , k 、 Yly I) are summarized as 
F(ム 0 ，Olyl) -f(l , 0, OIYl)Z = poo(D)zF(ム O ， OIYl) (4.11) 
I l-poo(D)::' 
J 0, k = 0, Yl = 1.F(ム九 O lyI) = { V 1 POl (D)PlO(D) {GrlJ (z)}トlG句作)、 ん三 1 ，Yl = 0 、
l PlO(D) {G01 (z)}トlGα3 (z) , k 三 1 ，Yl = 1, 
r 0うん= 0, Yl = 0.1 , 
F(zうん ， 1IY!) = ~ pOl(D) {G01 (z)}トlGα3 (z) , んと 1 ， Yl = 0, 
l z{Gα1 (z)} んー 1 3 k 三 1, Yl = 1, 
k = 0, Yl = O.
( 4.18) 
Takillg equation (4.8) ilto account , we solve above eql川ions fo1' F(ム O ， OI Yl) as 
F(z ， O う OlyI) zf( 1. 0 ， OI机 )
1-Poo(D)z 
(げ(ル Yl = 0, Y1 = 1 (4.12) where GC¥'I (z) (η= 1,2, 3) are defined as P01 (D)PIO(D)z2 Gα1 (z) 三 +Pll (D)z , 
1 ,._, - 1 -Poo(D)z 
1n the case of Yj = 1, it is noted that f (j , 0, 11Y1) = 0 for any j. Thus , it is de1'ived as 
F(z. 0, 11yI) = o. ( 4.13) 
Gαョ (z) 一一 (1-poO(D)z)2' 
内4u?
(4.19) 
(ii)k = 1 
Mnltiplying both sides of equations (4.9) by z} alld addillg them for j ~ 2, we have 
ー2
GO~ (z) 三一
3 \~/ - 1 -poo(D)z' 
Next , we 七rallsform Gαl(Z) ， Gα2(Z) ぅ and Gα3 (z) inversely, thell derive distributionα1 (i) ， α2( 'i ) ， and 
α3(i) (i 三 0) respectivelyう
F(ム 1 ぅ OIYl) - f (1, 1 ， 0 卜y l} z
= poo ( D)zF(ム 1 ，OIYl) + Plo(D)zF(z , 1, 1IyI), 
F( z , 1, 11Yl) -f(1 う 1 ， 1IyI) z
= P01(D)zF(ム 0 ，OlyI) + Pll (D)zF(ム O ， lIY Il.
( 4.14) αl(i)={ Pll(D) , l POl (D)PIO(D) ・ {poo(D)} i-2 う t 三 2 ，
I O. 0 < .i < 2 
2(i) = < ; ) (i -2) {poo(D) } i-:3 , 'i と 3 ，
I O. 0 < i < 1 
3(i) = < 勺
) {POO(D)} i-2 , i ミ 2
i = 0, 
(4.20) 
By means of substituting equations (4.8) , (4.12) , and (4.13) into above eqllations ぅ F(z ， 1, ylyI) is 
derived as 
F(z , 1, 11Yl) 
一
Z
川一例D
一
m
fH
一p
m一一•l
z 
rEEEEJ
、EElt/EE--
、
ltt
一一一一
PlO(D)pOl (D) :1 
c; . z . 
{1 -poo(.Q)z}"' 
PlO (D)z~ 
1 -poo(D)z' 
Yl = 0, 
ν1 = 1, 
(4.15) 
By using these distribution functions ぅ we obtain the general forms of f (j , k , YjlYl) as follows(j 三 1) , 
{poo(D)}j-l , k =OJl=O, 
0, k = 0, Yl = 1, 
POl (D)plO (D) ・ α1 (j)0 ・・・ @α1(j) 0α2 (j)， k 三 1 ，Yl = 0, 
f(j , k , OlyI) 
F(ム 1 ， 0IyI)
Yl = 0, 
Yl = 1. (k-l)times 
Plo(D) α1 (j) 0 ・・ 8α 1 (j ) 0α3(j) ， k ~ 1, Yl = 1 
(4.21) (iii) よ:三 2
M nlt.iplying both sides of equations (4.9) by z} cmd adding them for j 三 k ， we obtain 
(k-l)1imes 
(4.16) 
f (j, k , 1Yl) 
0, 
POl (D) α 1 (j) ③ ・ @α 1 (j ) 0α3(j) ，
k = O,Yl = 0,1, 
k 三 1 ，Yl = 0, 
F(z , k , OIYl) = poo(D)zF(z , k , OIYl) + Plo(D)zF(ム k ， 1IYl) , 
F(z , k , 11yI) = POl (D)zF(z , k -1, OlyI) + Pll(D)zF(z , k -1, 1IyI). 
(k-l)times 
α1 (j -1) 0 ・・・ @α1(j -1) , k ~ 1, Yl = 1.
F(z , k , 11yI) 
1o(D)z 
=F(z, k, llul) , 
1-poo(D)z 
-rO1(町Pl川|Pl1 (D)z I F(z , k -1, 11Yl) 1 -poo (D) z . r H ,- , -I 
( 4.17) 
(k-l )ti711es 
The symbol 0 represen七s the convolution. 
Let PA (N C , YE Iys) denote the conditiollal pl・obability: the block consisting of N c cells is accepted 
at the receiver and the s10七 state ， in which the last cel is transmitted, is YE ぅ provided t.he first cel is 
transmitted in the s10t state Ys. We have 
From above equations , following recurrence formu1as , 
F(z , k , OIYl) 
are derived. 
Nr 
PA(Nc ,yE! ys) = 乞 f(Nc ， k, YElys) ( 4.22) 
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Receiver 
Figu1'e 4.8: Analysis model. 
Mo1'eover. let PA(Nclys) denote the conditional probability that the block is accepted at the receiver 
when the fir叫 slot state is Y s;i七 is given by 
PA(NCIYs) = PA (Nc ,OIYs) +PA(Nc , lIYs). (4.23) 
Especially，七heprobability of the block acceptance when the first cel is transmitted in the equilibrium 
state is described as follows. 
PA(Nc) = poPA(NcIO) + P1PA(NcI1) (4.24) 
4.4.2 Block Forwarding Delay 
Previous to deriving the message forwarding delay, the z-transformation of the block forwarding delay 
is considered. It is defined as the time between starting the block transmission and completing the 
successful block transmission to the link(see Figure 4.8). Let ηdenote the block forwarding delay of 
block 'i , and G 1', (z) denote the z-transfonnation of i t. Defining 劦 (l) asηwhen l times retransmissioll 
occu1'、 we obtain 
劦(l) = DNc + 1'il. ( 4.25) 
N ote that the actual round trip delay depends on 七he block sequence number i , not on the number of 
retrallsmissioll. 
Let PR (l, YElys) dellote the cOllditional probabili七y: the number of retransmission of block i isl 
and the next block i + 1 st紅ts its transmission il slo七 state YE , provided the slot state, in which the 
五1・st cel of the block i in the firs七紅白lsmission ， is ys(see Figure 4.8). This condition.al probabiliりr
is independent on the block sequence number i , 80 the subscript i iseliminated. Let GTi (z , YElys) 
denote the probability generating function of PR (l , YElys) for l , it is expanded as, 
G山， YElys) 三 2ンη (1 )PR(l , YElys) 
川(いPR(似0仏M川山， y訓判U仰州帥E叶山Iyνぺf内川l乃川h刷(山Sω) 
z 小川仰)+ H;(z , YelYs) } ( 4.26) 
4.4. Anαlys-is 
where Hi(丸御Iys) 三乞ご1 Z1'， lpR(l ， yE!ys) 、 and
PR(O , YElys) = PA (Nc , Olys )PO ,YE (D) + PA (Nc , llys )Pl ,YE (D). 
Next. Hi(Z ぅ YElys) is derived as follows , 
where 
Hi( Z, YElys) - zど" {い均 (口1 ， Yω山E副山山|均防UωS)H+ 2εε?γどUμ1川(υl叩 U仰州山山EI山|ωIvsωωSρ)
。 L ，YS ，YE
Ei 、，YS ， '足l
z 1' iぺ;{ 乃削肌(υ仏1，川1
(かいい仲九hων阿川SωO川(ロl 一 1 ， y川U仰州EI川SμバI“(川R凶(υlト一→1，川川川， yU卸州叫EI凶11川)
= Z 1'ぺ(九削印(ο1川川1ト一4引ん引(吟州川川IY凶UωωSρ)
(←いいトい九~川川U山川Sω0“(川z川川川川， yU仰凶凶E副川|川0 5υバJ山lバ山山州(か付川7η川i)Hiパ(z川川U仰州E副川|
βßi ，yωS ，y仰U児E Z1'i + ε i ， YS ，OZ 1' i H'j(z , YEIO) + ε i ，ys ，l Z I'i Hj(z , YEI1) , 
={ ト則馴N吟cl巾川叫|ゆ防凶叶Uωω叶Sサ)ナ) 芸ζOh九~恥川Sμ刊吉ド刊7円71ベ仏川川(7仇川ぺ?川 ぺi)ベ)ぺ{~ノP川'川刈刈川川η叫叶伽刷|卜仰川m刊)川川(印問叫D町叫)ナ)
三 {1 一九(桁 Iys)}py 
Inserti口g Ys = 0 01' 1 into equation (4.28) , we obtain the followi時 e早川ions ，
Hi (z , YE 10) = ßi ,O,YE zri + εt，o ，oftHT(ム YEIO) + ε人0 ， l Z 7'iHi(z , YEll) , 
Hi(z , yel1) = 仇1，児 zr i + εi ，lμη Hi(z ， YEIO) + εi ，LIfeHz(ム YEI1)
By solvi時 these equations , Hi(Z ,YElys) is calculated as follows , 
Hi(Z , YEIO) = Zl必ぺaイ{ßi仇向'L ，ゆ 点OωMω，y仰ν山川E(ο1ト一 凸旬h山うjム川1 ，υ'ユ〆1戸 川川z1'許川1'i勺3つ)+ ßi仇L ，仏仏，1ム 川1
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(4.27) 
(4.28) 
( 4 , 29) 
( 4.30) 
{1 一 (伝川1，ゆ，心，0，仏， 0 + 凸旬札ω，1ムυ1，リ，1)μzど1， + (作ε凸久旬1，ゆ仰'刈A川0仏叩，心〆凶仇内Oポ仏仇ε凸h旬1，川，1 ， 1 一 ε凸i九仙ω，心ム州，O ， 1 é仏仰〆l戸εi九，ω Z2引7'i} ~ 
, J'(431) 
Hi(z , YEI1) = Z1'i {ßi ,1,YE (1- éi ,O,OZri) + ßi ， O ，YE札oz1'i}
(やト1ト一 (凸久旬川叩，0，仰仏ω，刈0+ 凸旬札山，1ムυ1， 1け)zど1'; + (凸旬州，0 札?向 ,1 一 凸旬川，0 仏'向A 
Sincωe 川 att七凶凶;a心川叫叩Ì1凶lS 0 叫y e 川1e1' RT 0町r 企Tι， Hi(μz ， YE lysρ) i同s described aωs H(μZム， YEIゆY人印ωsヲけ) for Ti -RT and 
H(z , YElys) for 1'i = RT. 
Nex七， let us consider GTi (z , YE): the probability generating function removing the condition Ys froll 
GTi(Z ・ YE Iys). From the assumption that the slot state is equilibrium condition when the first block 
is started its transmission, it is represented as 
GT1 (z , YE) = poGァ1 (z 、 YEIO) +p1G T1 (Z ,YEI1) , ( 4.32) 
for i = 1. The probability that the f?st cel of block i(2 三 t 壬 NB) is transmitted in state Y at the 
first time is given by GT'_l (l ,y). Therefore, GTi(Z ,YE) for 2 三 i ~ N B is expressed as follows ぅ
GTi (z , YE) = GT;ー 1 (1 , O)GT, (z , YEIO) + GT;_l (1 , l)GTi (z , YEI1). (4.33) 
81 
First , 1et cOllsider the case of Ai-1. Eigenva1ues of A are derived as 入 1 = 1 and 入2 = Aoo + A 1-1 
仕0111 a characteristic equation I 入E -AI = O. Because both Aoo and Al1 are 1ess 七han 0問、 A has 
diferelt two eigenva1ues. Therefore, it is possible to diagonalize the matrix A. 
z 、 are derived as 
X] 
Eigenvectors x , and 
= ( Cl 対行Cl) う
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substitutingz=la11d UE=o, lill equations(433)md using GTNT(Z ぅ YEIys) = GrNT-1 (ム YElys)= 
一 = Gr1 ( ム YElys) ， GrNB(Z:yE!yS) = GTNB_1(Z ,YEIYs) - ・・・ = GrNT+1 (ZlYEly;ヲ)， WI8 0 btain the 
followillg simultalleous difference equations, 
(4.34) 
GTj (1 ,0) = AooGTj_1 (1 ,0) + AOl GTj ー 1( 1 ， 1) ，
GTj (1 , 1) = AlQGTj_] (1 ,0) + All GTj_1 (1 ,1) (4.41) 
x2 
where Cland C2 are arbitrary rea1 number. Let Q denote a diagonalmatrix of A司 and wc se1ect Q as 
(4.42) ??
?
??
?
???11ム司
lム
一一のvv
follows( Cl = 1 -All and C'2 = 1) , 
( 4.35) 
2 ~ i 三 NT ，
NT + 1 ~ i ~ NB , 
2 ~ i ~ NT , 
NT + 1 ~ 'l~ N B, 
fo1' 1RT(2 ~ i ~ NB) , and 
J ﾄOOGTi_1 (1 ぅ 0)+ Ao1GTi_1 (1 ,1) , G T , (1 , 0) = ~ ) AOOGTj_1 ( 1 ぅ 0) + Ao1GTjー 1(1 ， 1) ，
J ﾄlQGTi_1 ( 1 ぅ 0) + A11GTi ー 1 (1 , 1) , GTj (1 , 1) = ~ 1 AlQGTi_1 (1 ぅ 0)+ AllGアt ー 1 (1 ぅ 1) ぅ
(4.43 ) 
(4.44) 
? ?
。ム
?? ????
1 r 1-All + (1 -Aoo)(Aoo + All ー 1 )1ー 1
2 -Ao戸石 I 1 -Aoo -(1 -Aoo) (Aoo + All -l)i-l 
1 -Al1 - (1 -All)(Aoo + All -1)i-l I 
1 -Aoo + (1 -All)(Aoo + Au -l)i-l I 
????? ???
1n this time , we have 
Ai-1 
and 
( 4.36) 
Ajk 三 GT1 (1 ぅ jl /，;)
=乞 PA(Nc ， 叫ん・)Pm ，j(D)+ H(l ， j lk) ヲ
Ajk 三 GTNT+ 1 (l , jlk) 
= L PA(Nc , mlj)p町 (D)+ H(1 , j lk) 
fo1' NRTぅ where
It is lloted that 2 -Aoo -All > 0 because Aoo < 1 ヲ All < l.
1n the same wayヲ A1-l is derived as 
Now, let define two dimellsional square matrixes A and A as follows , 
(4.45 ) 
1 r 1-ﾂll + (1 -ﾂoo)(ﾂOO + ﾂl1 - 1rー1
2 -Â。戸五~I 1-ﾂoo -(1 -ﾂOO)(ﾂOO + ﾂll -l)i-l 
1-Âll 一 (1 -ﾂ 1)( ﾂoo + ﾂ 1-1) iー 1 I 
1 -ﾂOO + (1-ﾂll)(ﾂOO + ﾂ1 -l)iー 1 I 
ﾂi-1 
( 4.37) 
FillallJヘ the z-transformation of the block forwarding de1ay GT;(z) is derived for i = 1, 
L GT] (z ,m) 
A 
A 
(4.46) ZDNC {九(吟)+主唱品川
一GT] (z) 
Moreover 、 a two dimensiollal vector g-i is de五ned as 
(4.38) g'i 三 [GTi (1 , 0) , GTj (1 ， 1)] ヲ
(4.4 7) 
and fo1' 2 ~ i ~ N B , 
仰)=SGT -1(ln)川川ln)+??z(Z 州) }and it is expl・essed as 
Agi-1 一gi 
Le七 Gr (z) denote the 
Message Forwarding Delay 
The message forwarding delay T is defined as the time from starting the transmission of the first 
cel of the 五rst block to receiving the ACK fo1' the last block at the sender. 
4.4.3 
( 4.39) 
( 4.0) 
;2~i~NB 
; 2 ~ i ~ NT , 
; NT + 1 ~ i ~ NB 
A1-1g1 
g-!Ai-191 
l 
-) Ai-
一
for IRT , 
(4.48) 
NB 
GT(z)=Z2RHGTE(z) 
z-transfonnation of T ぅ it is given as 
fo1' NRT. F1'oll equation (4.32) , we ob七ain g1 ・ Hence ， we have only to derive Ai-l and .Â l ーlin order 
to take the general fonn of gi ・
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From the property of G T, (1) = 1 for 1 :;?:; N B , the 11ea.n messa.ge forwarding dela.y mr is derived a.s Let ρo denote the a.va.ilable network load concerning only message bits，乱ndρ.) denote 七he network 
loa.d except for retra.nsmission. It is difficult to a.na.lyze the cellloss ra.te exa.ctly、a.nd the cxa.ct a.na.lysis 
of the cellloss 1'a.te isnot goa.l of this thesis. 80 ぅ it is assumed tha.tρ5 is simply 1'epresented a.s follows. mT=iG7(z)|z=1 az 
1 ( NB I 
= NBDNc +2R+ 乞 ~Pη +L Gri_1 (1川) } r(η) (4.56) ρ5= 山学(Lc+ Hc) 
.LIB 
(4.49) 
fo1' 1RT、a.nd Defining P5' a.s the network loa.d with the conside1'a.tion of 1'etransmission, we ha.ve 
mγ 
、E113it-­
、
l
ノ
η
??
?
h
庁η 
、EEtpt1EJ
・2
、
i
ノ
1i
???ti
一
fl
η 
•
G 
η
ー
吋J+{B
『
4T
「
J2N
て予ム
N
Nてムロ司
4=
??
R-p
‘ 
つ白
t11
〈
111
+flf
、
11
ん
lZ
吋
???? P-s = ρ8(1 +ー竺ー) • 
NBNC 
( 4.57) 
(4.50) 
B町ym削1
t仙ha.t ρP1 i同s giv刊en f:仕'rolll M/Mばイ/1ν/Kζ う where K is the buffe1' size; it is given as follows [112 ], 
fo1' NRTヲ where
1 ーの ~ J.ピ
1=-_--_λ~+1 Ps 1-ρs 
( 4.58) 
r(o) 三%= ~;吋 H(z ， mlO) 1 ご=1
= RT{ 1 -PA(Nc l叫 {1 一 σRT + σRT PA(Nc l叶
、(ん(Nc) -(J"RT P,4 (Nc ) + σRTPA(Ncl叫ん(Nc l l) }-l ，
r(l) 三法 ~~=o H(z , m11)1 ご= 1
= RT{1 一九(Nc I 1)}{1-戸 +σRTん(Nc I O )} 、 -1
{PA(NC) - σRT PA(Nc) + σRT PA(NcIO)PA(Nc l川
mr depends on P-s , a.nd vice versa. Thus , mr is derived th1'ough the following procedure. 
(i) 8ettingρ5 to PS as the initial value 
( 4.51) 
(ii) Calculating P1 fro11 the equa.tion (4.58) 
(ii) Ca.lcula.ting mT f1'o11 equation (4.49) 01' (4.50) 
Noωte t山h叫 ﾎ'( 川 i臼s obta同川 .引叩.i心ined by r閃epμla舵ねCiI碍 RT wi比th RミT in eql川ions (μ4.51)  
(iv) Obtaining PS f1'o11 (4.57) 
(v) Repea.ting (ii)rv(iv) up to the convergence of p~s' 
4.4.4 Reflection of Network Load 
1n this subsection, the network loa.d is refl.ected to the cel loss rate. First , w is derived: the mean 
numbe1' of inva.lid cells a.ccompanied with the message fo1'warding. 
Let mUde附e 山 mean number of r閃et仕ω川ra.附，
4.5 Perforrnance Evaluation 
The a.ssumption of ATM environment leads to fix Lc = 384 and Hc = 40. 8upposing that the erro1' 
co山ひ1 is pe1'fo1'med in AA15 , the length of a block header is set as HB = 64 [26] a凶 NRT is selected 
Moreover, it is a.ssumed that D -1 ，ゆ = 5.0 X 105, a.nd K = 100. We set C = 2.5 X 109 and 
L f.l = 1.0 X 1010 when there is no explicit description. 
1nte1'net Enforcement Ta.sk Force(IETF) has accepted the Maximum 百~ansfer Unit(MTU) size of 
7.344 x 104(b?) for 1P over AA15 [20]. For the sake of convenience of trea.ting Nr ぅ we set LB = 
7.65 X 104 (this length corresponds to 200 cells) , except for the impact of the block le時th・ The mea.n 
叩urn time of 山t sta.te 1, i.e 式 ， wiU a.ff，似制em pe伽mances strongly， 加?日 is invesωted 
that. i 七 is greate1' than a.rou凶 0.6 [110]. 1n this 附tion(excep七 for the impa.ct of 古) ， two si tuatiollS 
are considered: (1)pI0 = 0.9g(the case that cells are los七 almost randomly) a.nd (2)plO = O.6(the ca.se 
that cells a.re lost correla.tively). 
1e叫ωt
もωO 爪 =0 倒1吋d 1ωo when LB = 7.65 X 104) a.re cOllside 1'ed 側ept fo1' the i口明ct ofFiz 
mロ=:7 {三ω) 1 ご=l- DNC} ( 4.52) 
Definingωi a.s the number of inva.lid cells caused by one 1'e七1'a.nsmissioll of block ì , we have 
m=((t+ り 1 :;?:; NT , NT+1::;i::;NBl ( 4.53) 
fo1' 1RT 、 and rIIJ
、
1t
、
一一切 「最lNc ，
(NB -?+ l)Nc , 
1 :;?:; NT , 
NT+1::; ?:; NBl 
( 4.54) 
for NRT. Now ， ωis 0 btained a.s 
?ω 
hヤム凶ω ( 4.55) 
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4.5.2 Inlpact for Block Length 
L B ﾎs the illlportant systelll pa1'ameter. so the ﾎlllpact of L ﾟ is very interesting. Figure 4.10( a) shows 
'fnr alld Fig 4.11(b) shows Smo :l.、 as a function of L ﾟ. X is fixcd in both fìgures , so N 1, illcrcases wi th 
L ﾟ. If block length is too sho1't , the system pcrfOl、mal1Cc will l>e dcgradcd bccause of an overhead 
Therefore, these 五gures are plotted fro11 LB = 7.616 x 10:3. 
Figure 4.10(a) expresses that mr of X = 0.0 increases with incrcasing LB in a large Lβregion. Thi: 
lδbecause 七hat the lllore one b10ck contains cells , thc bigger the b10ck 10ss probabi1iもy bccomcs. On 
t,he othe1' hand , there is few retransmission fo 1' χ= 0.05 , so mr does not bCCOlllC worse wit.h inc1'easing 
L ﾟ. The 1'atio of the FEC 1'edundant cells in one block is constant ぅ so sma11 L ﾟ means slla1 N" fo1' 
χ= 0.05. Therefore , the ability to correct a block becollles wcak and rrLT increases when a bm叫 cel1
10S8 in a b10ck happens(pIO = 0.6) and LB is small. 
Figure 4.10(b) shows 七he following characteristic8 fo 1' χ= 0.05. S!Hax is improved rapidly around the 
point 仙川凡 just excceds 山 111ean numbe1' of cells lost co凶lllUOl吋(i.e 計百). bccausc FEC-SSCS 
can not conect missing cells when cells are 10st exceeding Nト 1n the region that N ,. is large enough 
t.o correct cel1 losses 、 Smcωshows a gradual increase. 
As the genera1 tendency, it is good to make LB 10ng enough to correct burst cellloss when FECｭ
SSCS is used. Ullless this is cOllcerlled, Sma.t would be wo1'se comparcd with the case of χ= 0.0 
because of the 1'edundallt cells il the case of PIO = 0.6. 
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4.5.3 Impact for Interface Rate 
Figure 4.9: 1mpact of the available load. 
Since cells are transmi七ted at inte1'va1s of D slots , the interface rate 1 isdef?ed as t;. 1n order to 
change 1う D is 自xed and C is varied. We set LM = 1.0 X 106 for Figure 4.11 and LM = 1.0 X 1010 for 
Figu1'e 4.12. 
The round trip propagation delay, 5.0 x 10-35, is thc theoretica1ll1ilill1ull1 message de1ay. There 
is lit1c difference amollg parameters P10 or N)' fo1' LM = 1.0 x 106 as shown in Figure 4.11(a). By 
increasing 1 enough, we can obtain the satis五ed lllessage de1ay property close to the theoreticallimit. 
On the other hand , there is a saturation for LM = 1.0 X 1010 as shown in Figure 4.12(a). When 1 islow , 
the dOlllinant factor of rrLT is the transmission de1ay and it is possible to decrease mT lllonotonously 
by illCreasillg 1. As 1 becomes higher, however, the delay caused by retransmission begins to be a 
dOlllinant factor 七o "ηT ・ Thus ， the improvel1lent of mr by increasing 1 issaturated, and in this case. 
FEC-SSCS is e白cient to illlprove mr ・
The reason why the saturation is seell 01l1y in Figure 4.12(a) is 七hat the number of total retransｭ
missioll dm‘ ing one message forwardillg is proportional to the length of the message. 1n this case , 
the mean de1ay caused by retransmission is rongh1y ca1じulat. ecl as 1.39 x 10-45 for LM = 1.0 x 106 
and 1.305 for L i¥I = 1.0 X 1010. When the 1ength of message is small. we can neglect the effect of 
retransmission to the message forwarding de1ay even if the inte工face rate becomes fast. 
Next , we conside1' the maXﾌlllum throughput Snwx in Figure 4.11(b) and 4.12(b). Recall that NT 
ﾍndicated the l1laXﾌmulll sequence number of the b10ck whose N ACK is received at the sender during 
allothel' block tl'ansmissioll. Therefore, the faster interface rate becomes, the sma11er NT becomes. As 
a resu1七， when NT is between one and N B -1, the maXﾌlllUl1l throughput decreases wi七h the interface 
4.5.1 Impact for A vailable Load 
Fignre 4.9 shows the mean message fo1'warding delay(hereafter, it is written as the n四an message 
delay) 1η T as a function of ρ0 ・ Whenρo is 10w. t.here is few ret.ranslllission and lit1e change about 
mT is seen. 1n this regioll , mT is dominated by the lllessage transmission delay. So , the 1ess Nr is , the 
shorter mT becomes. 
As po increases , a cellloss starts to happen often. A cellloss causes retransmission , then re七ransmis­
sion increases the ne七work10ad and makes more celllosses. 1n consequence , a number of retransmission 
grows cxplosive1y in a certain ρ0 ・ Above 七his point , i七 is impossib1e to increase ρ0 ・ This point is diι 
ferent fo1' each comparative parameter. 1n order to avoid the divergellce , we must set ρo 10w va1ue. 
However , this l1lakes it difficult to i11ves七igate the effect of error cOlltr01s. Let this point denote the 
maXﾌmum throughput Sma:r. Describing 1110re precisely, Smαx is defined as the available network 10ad 
that lower wi七hin the order of 10-12 than the real divergence point. Smαx is eva1uated in substitution 
for m小
Hereafter, two cases are eva1uated abou七七he treatmen七 ofPl: (1)五氾ng Pl (= 1.0 x 10--5) ancl (2)reｭ
fiecting 七he network load to P1 (see sectio11 4.4.4). 11 each case, mT and Smαx is evaluated respectively 
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Figure 4.10: Impo.ct of the block length. 
1'ate increo.ses because the number of ilvalid cels t1'ansferred in one retransmission grows. 
regioll tho.t NT = 0, i.e. there is no other trallsmissioll block when NACK for any block ar1'ives o.t 
the sender, the increment of the in七erface rate does 1l0t give the growth of the invalid ce1s. So the 
ma叩氾11111111 七山hrou喝l唱gh均1甲p肌卯11川七 i凶nt叫h止山is reg♂伊iω011 keeps a certね.'tai同凶引叩ll v叫a叫ぬh陀 We cαωa加n see t仙hi泊s t切en凶1吋der工即f
o.nd Fi氾gn1'閃e 4.1ロ2(b凶). For exo.mple , in the case of L M = 1.0 x 106 and Nr = 0, NT becomes ze1'o when 
I isgreo.ter tho.n around 2.37 x 108. 
Impact for Mean Number of Consecutive Cell Losses 
We set C = 2.5 x 109 for Figure 4.13 加d C = 2.5 X 1012 for Figure 4.14. The difference o.mong some 
N，・ is relatively s11o.1 for the meむ1 message delay in C = 2.5 X 109 , 80 the vertical axi8 i8 plo七七ed in 
linear scale in Figure 4.13(a). 
4.5.4 
In the 
間T is improved by introducing FEC-SSCS. The improvement c但1 be seen dramo.tically when C(i.e. 
I) is la1'ge as showl1 in Figu1'e 4.14(a). If redunda川 cells are attached exceeding enough amount to 
89 {5. Performance Evaluαtwη Chapter 4. Performance Analysis of FEC-SSCS fo1' ABR Class 88 
QV
ベ
JAUF
コ
バUF
、d
《
Jλ
斗寸
{凶]ぃ口同一な
{ω
匂
ω凶司∞∞
ωgZ82
10
4 
q3
今ムハ
U1A
ハU
ハU
ハUJHU
'BEA--aA'''A
唱EE--
{∞}ぃ口同一な万円
)ω
∞何回∞
ω55ω
豆
? ? ?
ハU唱EE-.
4.0 
1.0 1.2 1.4 1.6 1.8 
Mean sojoum time of statel: lIpl0 [slot] 
(a) Characteristic of message delay 
ぺ令
d
? ? ?
ハU4・・A
司
〆“
守laa? ?唱aEa8 __9 __10 __11 10~ 10- 10--10 
Interface rate : 1 [bps] 
(a) Characteristic of message delay 
勺ー
ハU???
-2 
10 
10 
10 
Nr= 5 
Nr= 10 
A 
口
• Nr= 2 
o Nr= 3 
• Nr=O 
. Nr= 1 
1.8 
0.78 
1.0 1.2 1.4 1.6 
Mean sojoum time of statel: 1/p 1 0 [slot] 
(b) Characteristic of maximum throughput 
今、
d
噌EEE-ハU唱EEA
0.90 
戸、〕
nu
ベ
J
QUQU
守/
ハリハ
U
ハU
話
E∞一吉弘戸{凶コ
25
】
525
ロ
34
108 109 1010 ld 1 
Interface rate : 1 [bps] 
(b) Characteristic of maximum throughput 
今ム??
??噌Ei
寸ーハU唱Ei
0.70 ど
10-
Figure 4 日 Impact of 山古 [C ニ 2.5 x 州
山似lity of FEC-SSCS. For Nr =J0, mァ m、ωes 1110削onously 加古 increases ， so we can say 山t
the secolld effect is greater than the first one for Nr 手 O(FEC-SSCS is used). 
Figure 4.12: Impact of the interface ra七e [LM = 1.0 X 1010]. 
The same discussion can be applied for 七he ma氾mum throughput Smαx shown in Figure 4.13(b) 
corect. lost cells , it leads to grow the message transmission delay. Especially, the large Nr results in a 
long mT in the case of the low C as shown in Figure 4.13(a) , because the transmission delay is more 
serious than the propagation delay when C is low. and 4.14(b). 
Fì:Olll もhe figures from 4.11 to 4.14, we can obtain the resul七 that FEC・SSCS is e伍ciellt when I is
high, L M is la恥 and 計百 is small 
Since the cels transmitted during one round trip time followed by retransmission become invalid. 
the gr‘T 州hoぱf 戸古i七E dω批e伐C印mω附se邸s t巾he児 m川1
in山cr児C閃ea邸se邸s. W悦e とan see thi立is tendency in Nr = O.When Nr =J 0, however ぅ the growth of 古 decreases
91 
FEC-SSCS is attractive. We analyzed the message level pel'fo1'mance of FEC-SSCS combinecl with 
GBN on the ATM network. The three layel's were new1y conside1'ed 、 the message 、 the block 、 and the 
4-6. Conclusion Cllapter 4. Perfonnance Ana1ysis of FEC-SSCS fo1' ABR Class 
The two state Markov chain was applied 七o thc cel 10ss process in order to consider the bm・8t cel 
108 tendency at ATM nodes. The 111ean message forwarding delay was eva1uated fo1' the case of fixing 
On the ot.her hand , in the case of refiect.ing the network load to thc cel 10S8 rate 
the lllaxilllum throughput was inves七igated. We evaluated these qualities against the network load 、
the b10ck lengthぅ the interface rate , and the meall number of consecutive cel 10sses. The followillg 
t.hree cOllclusions were obtained. (l)The message forwarding delay exp10sive1y inc1'eases at the certain 
cel. 
cel 10ss 1'ate. 
network 10ad, so the maxilllum throughput exists. (2)There i8 a possibility 七hat the improvement of 
the message forwarding delay derived by the g1'owth of the interface rate is saturated if FEC-SSCS is 
not ilt1'oduced and the volume of transfer1'ed message is1arge. (3)FEC-SSCS is very efficient whell 
the illterface 1'ate is high, the volume of t1'ansferred message is 1a1'ge , and the burstilless of 七he ce1l10ss 
10-3 
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pl'ocess is sllal. 
Through this ana1ysis ぅ we gave one index for the application region of the FEC-SSCS schcme which 
is avai1able for er1'or-free services on the ATM network. ﾂ Nr= 5 
口 Nr= 10 
• Nr= 2 
o Nr= 3 
• Nr=O 
ﾅ Nr= 1 
0.72 
1.0 1.2 1.4 1.6 1.8 
Mean sojourn time of state1: IIp 1 0 [slot] 
(b) Characteristic of maximum throughput 
Figure 4.14: Impact of 七11eFiziC=25 × ω2]
Conclusion 
The cel fragmentation of a b10ck causes a degradation of the ne七work throughput. 
imp1'ovement of the interface rate in the ATM network lllakes the retransmission delay the main 
facto1' of the message forwarding delay. Hence , it is important to decrease the block 10ss probabiliりr
for erro1'-f1'ee services. The main proposed methods to sa七isfy 七his requirement are the se1ecti ve cel 
discarding and the FEC・SSCS technique. Form the viewpoint of the processing at ATM switches ぅ
Besides, the 
4.6 
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Chapter 5 
Conclusions 
The contrひ1 methods for guaranteeing and improving 七he quality of services on 七he ATM lletwork have 
beell investigated il this thesis. Services which are to be supported in B-1SDN are classified into two 
1arge catego1'ies , isochronous and erro1'-f1'e. Guaranteeing QOS is important fo1' the forme1' catego1'y 
service, and decreasing the block 10ss probability is significant for the la七七er one. The pu1'pose of 
this research was to propose 七he new scheme assuring QOS for isochronous services efficiently and to 
ana1yze the pe1'formance of FEC-SSCS which is an available method to improve the requirement of 
errorイ'1'ee services. The contents and results of each chapter are summarized below. 
1n chapte1' 2ラもhe necessity of the QOS control for isochronous services was desc1'ibed and three 
main techniques , the delay jitter absorption in AAL 1, the buffer priority contr01，乱nd the stop-and-go 
queueing、 were investigated. The time slo七 allocation on the ATM network is one of the most efficient 
method to guarantee the QOS of isochronous servﾍces. We proposed a virtual STM transmﾍssion on 
the ATM network, named as Q-STM. 
The Q-STM method allocates cel transmitted positions for each cal in order to realize cellloss free 
and delay jitter free 七ransmission on the ATM network. 1ntroducing a new frame concept "s包bframe" , 
this lllethod decreases the time switching delay with preserving a fiexibili句T of balldwidth al10cation. 
The ATM service class as well as the Q-STM one is inむoduced. Cells of the ATM service class are 
t1'anslllitted without time frame concepts and time slot reservation, so the statistica1 multiplexing gain 
is obtained evell for Q-STM reserved slots. 
We clarified the requiremellts for the Q-STM switch and compared some possible contractions for 
the inpu七 and ou七putmodule respectively，七hen explained the cel action in one switching architec七ure.
Moreover, the conditions which are demanded for the cal setup procedure were described , and one 
realizat.ion was sugges七ed. The Q-STM cal setup process is organized by three processes ，七he calculaｭ
tion of the number of s10ts allocated for each subframe( Process 1) , the slots reservation on each passillg 
link(Process2) , and the assignme凶 of the intra-route of the switch(Process3) ・ The SLAD algorithm 
was considered for Processl , SI for Process2, and ATR for Process3 respectively. 
1n chapter 3, the desigll issues of the Q-STM method were resolved and the availability were evalｭ
llated. Two design issues exist on もhis proposed schellle, (l)wha七 algorithms should be used for the 
Q-STM call setup alld (2)how many subframes show the best performance. Among three stage proｭ
cesses of the Q-STM cal setup, we illvestigated the performance for Processl and Process2 because 
these processes affect various qualities in the assumed architecture. For Processl , the SLAD algorithm 
93 
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was compared with the ralldom one from the viewpoint of the Q-STM call blocking probability and 
the QOS of the ATM service class; 七hen we obtailled the result that SLAD shows bette1' performallce 
than the randol11 algorithm. For Process2, the QOS of the ATM service class using the S1 algorithm 
was contrasted with that using random one; 七hen we reached the result that the random algor?hm 
has better capability thall S1. The number of subframes affect three qualities: the Q-STM cel deｭ
lay. the Q-STM cal blocking probability, alld the ATM service class QOS. Through the perforlllance 
eva1uatiolls fo1' these three qualities using SLAD , RD-2 , and ATR, we roughly go七七he most e伍cìent
lHUllber of subframes , i.e. around 100. 
1n order to clarify the avai1ability of the Q-STM method , it is important to evaluate two apprehended 
qualities: (l)the QOS of the ATM service class alld (2)the Q-STM call setup tﾌme. The ATM service 
class corresponds to a 10w priority class. 1n gener饅l. the QOS of the low priority class is degraded by 
improving the QOS of the high priority class. We compared the QOS of the ATM service class to that 
of the 10w priority cla.ss on the abs01ute priority scheme. It was clarified that the degradation of the 
ATM service class QOS is much smaller than that of the low priority class 0孔 the absolute priority 
scheme. We ana1yzed 七he addi七ional call setup time caused by introducing the Q-STM me七hod ， i.e 
the processing time of SLAD , RD-2 , and ATR. 1t was obtained that the additional call setup time is 
negligible. As a result , the availability of this method was clarified. 
1n chapter 4, the message 1eve1 performance of FEC-SSCS on the ATM network was evaluated. Both 
the cel fragmentation of a b10ck and the increment of the interface rate require the improvement of the 
b10ck 10ss probabi1ity for er1'or-free services. Therefore, the FEC-SSCS technique which decreases the 
block 10ss probabil?y by adding some redundallt cells for each block is available. We newly analyzed 
the message leve1 qua1ities on the ATM network , i.e. cOllsidering three 1ayers: a messαge:， a block, and 
a cel. 1n o1'der to take a burst cel 10ss at the ATM node into account, the two state Markov chain 
was applied to the cellloss process. For the treatment of the network 10ad, two cases are considered: 
f?ing the mean cel 10ss rate and refiectillg the netwol・k 10ad to it. The lllessage forwardillg delay was 
eva1uated for the fo1'11e1' case and the maxilllum throughpu七 was illvestigated for the latter one. 
The following three conclusions were obtained. (1 )The lllessage forwarding delay explosively inｭ
creases at a certain netwo1'k 10ad, so 七he lllaximulll throughput exists. (2)There is a possibility that 
the improvelllent of the message forwarding de1ay by increasing the interface rate is saturated in S0111e 
environments. (3)FEC-SSCS is very efficient when the interface rate is high , the volume of transferred 
message is 1arge ， 乱nd the burstiness of the cel 10ss process is small. 
Through this research, we have obtained the new scheme,“Q-STM' which a.ssures the QOS of 
isochronous se1'vice on the ATM network and cla1'ified the perfonnance ofthe important QOS con七ro1
method fo1' error-free service, FEC-SSCS. 1 hope that this research might make some contributions 
toward the control methods for quality of service on ATM networks. 
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